Добірка наукової літератури з теми "Hardware circuits"
Оформте джерело за APA, MLA, Chicago, Harvard та іншими стилями
Ознайомтеся зі списками актуальних статей, книг, дисертацій, тез та інших наукових джерел на тему "Hardware circuits".
Біля кожної праці в переліку літератури доступна кнопка «Додати до бібліографії». Скористайтеся нею – і ми автоматично оформимо бібліографічне посилання на обрану працю в потрібному вам стилі цитування: APA, MLA, «Гарвард», «Чикаго», «Ванкувер» тощо.
Також ви можете завантажити повний текст наукової публікації у форматі «.pdf» та прочитати онлайн анотацію до роботи, якщо відповідні параметри наявні в метаданих.
Статті в журналах з теми "Hardware circuits"
Raman, Karthik, and Andreas Wagner. "The evolvability of programmable hardware." Journal of The Royal Society Interface 8, no. 55 (June 9, 2010): 269–81. http://dx.doi.org/10.1098/rsif.2010.0212.
Повний текст джерелаD'Ari, Richard, and René Thomas. "Hardware (DNA) circuits." Comptes Rendus Biologies 326, no. 2 (February 2003): 215–17. http://dx.doi.org/10.1016/s1631-0691(03)00066-0.
Повний текст джерелаLi, Zeyu, Junjie Wang, Zhao Huang, Nan Luo, and Quan Wang. "Towards Trust Hardware Deployment of Edge Computing: Mitigation of Hardware Trojans based on Evolvable Hardware." Applied Sciences 12, no. 13 (June 29, 2022): 6601. http://dx.doi.org/10.3390/app12136601.
Повний текст джерелаKerschbaumer, Ricardo, Robson R. Linhares, Jean M. Simão, Paulo C. Stadzisz, and Carlos R. Erig Lima. "Notification-Oriented Paradigm to Implement Digital Hardware." Journal of Circuits, Systems and Computers 27, no. 08 (April 12, 2018): 1850124. http://dx.doi.org/10.1142/s0218126618501244.
Повний текст джерелаPawase, Ramesh, and N. P. Futane. "MEMS Seismic Sensor with FPAA Based Interface Circuit for Frequency-Drift Compensation using ANN." International Journal of Reconfigurable and Embedded Systems (IJRES) 6, no. 2 (May 28, 2018): 120. http://dx.doi.org/10.11591/ijres.v6.i2.pp120-126.
Повний текст джерелаPARK, SUNGWOO, and HYEONSEUNG IM. "A calculus for hardware description." Journal of Functional Programming 21, no. 1 (November 19, 2010): 21–58. http://dx.doi.org/10.1017/s0956796810000249.
Повний текст джерелаLi, Chun Feng, Ke Ming Li, and Xiang Zhang. "Research on Circuit Design for Speed Adjusting Hardware of Brushless DC Motor Based on the Two-Dimensional Fuzzy Controller." Advanced Materials Research 705 (June 2013): 509–15. http://dx.doi.org/10.4028/www.scientific.net/amr.705.509.
Повний текст джерелаShibata, Tadashi, and Tadahiro Ohmi. "Implementing Intelligence in Silicon Integrated Circuits Using Neuron-Like High-Functionality Transistors." Journal of Robotics and Mechatronics 8, no. 6 (December 20, 1996): 508–15. http://dx.doi.org/10.20965/jrm.1996.p0508.
Повний текст джерелаKatoh, Yusuke, Hironari Yoshiuchi, Yoshio Murata, and Hironori Nakajo. "Scalable Hardware Mechanism for Partitioned Circuits Operation." ECTI Transactions on Computer and Information Technology (ECTI-CIT) 12, no. 2 (December 16, 2018): 90–97. http://dx.doi.org/10.37936/ecti-cit.2018122.142511.
Повний текст джерелаOdame, K., and P. E. Hasler. "Nonlinear Circuit Analysis via Perturbation Methods and Hardware Prototyping." VLSI Design 2010 (March 18, 2010): 1–8. http://dx.doi.org/10.1155/2010/687498.
Повний текст джерелаДисертації з теми "Hardware circuits"
Mallepalli, Samarsen Reddy. "Generic algorithms and NULL Convention Logic hardware implementation for unsigned and signed quad-rail multiplication." Diss., Rolla, Mo. : University of Missouri-Rolla, 2007. http://scholarsmine.umr.edu/thesis/pdf/Mallepalli_09007dcc803c4eec.pdf.
Повний текст джерелаVita. The entire thesis text is included in file. Title from title screen of thesis/dissertation PDF file (viewed November 27, 2007) Includes bibliographical references (p. 66-67).
Kalganova, Tatiana. "Evolvable hardware design of combinational logic circuits." Thesis, Edinburgh Napier University, 2000. http://researchrepository.napier.ac.uk/Output/4341.
Повний текст джерелаSingh, Satnam. "Analysis of hardware descriptions." Thesis, University of Glasgow, 1991. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.390451.
Повний текст джерелаSandiford, Richard. "Hardware compilation based on communicating processes." Thesis, Imperial College London, 2001. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.246769.
Повний текст джерелаThompson, Adrian. "Hardware evolution : automatic design of electronic circuits in reconfigurable hardware by artificial evolution." Thesis, University of Sussex, 1996. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.360588.
Повний текст джерелаDesai, Avinash R. "Anti-Counterfeit and Anti-Tamper Hardware Implementation using Hardware Obfuscation." Thesis, Virginia Tech, 2013. http://hdl.handle.net/10919/23756.
Повний текст джерелаMaster of Science
Basak, Abhishek. "INFRASTRUCTURE AND PRIMITIVES FOR HARDWARE SECURITY IN INTEGRATED CIRCUITS." Case Western Reserve University School of Graduate Studies / OhioLINK, 2016. http://rave.ohiolink.edu/etdc/view?acc_num=case1458787036.
Повний текст джерелаBlum, Thomas. "Modular exponentiation on reconfigurable hardware." Digital WPI, 1999. http://www.wpi.edu/Pubs/ETD/Available/etd-090399-090413/unrestricted/thesis.pdf.
Повний текст джерелаWang, Xiao-Lin 1955. "A TRANSLATER OF CLOCK MODE VHDL HARDWARE DESCRIPTION LANGUAGE." Thesis, The University of Arizona, 1986. http://hdl.handle.net/10150/291295.
Повний текст джерелаStaunstrup, Jørgen. "A formal approach to hardware design /." Boston [u.a.] : Kluwer Acad. Publ, 1994. http://www.loc.gov/catdir/enhancements/fy0820/93043582-d.html.
Повний текст джерелаКниги з теми "Hardware circuits"
Computer hardware diagnostics for engineers. New York: McGraw-Hill, 1995.
Знайти повний текст джерелаPC hardware projects. Indianapolis, IN: Prompt Publications, 1997.
Знайти повний текст джерелаThompson, Adrian. Hardware evolution: Automatic design of electronic circuits in reconfigurable hardware by Artificial Evolution. London: Springer, 1998.
Знайти повний текст джерелаA formal approach to hardware design. Boston: Kluwer Academic Publishers, 1994.
Знайти повний текст джерелаWang, Li-Guo. Abstraction of hardware construction. Edinburgh: LFCS, Dept. of Computer Science, University of Edinburgh, 1995.
Знайти повний текст джерелаSingh, Gaurav. Low power hardware synthesis from concurrent action-oriented specifications. New York: Springer, 2010.
Знайти повний текст джерелаAbraham, Kandel, and Langholz Gideon, eds. Fuzzy hardware: Architectures and applications. Boston: Kluwer Academic Publishers, 1998.
Знайти повний текст джерелаHardware design verification: Simulation and formal method-based approaches. Upper Saddle River, NJ: Prentice Hall Professional Technical Reference, 2005.
Знайти повний текст джерелаLuís, Gomes, Lavagno Luciano 1959-, and Yakovlev Alex, eds. Hardware design and petri nets. Boston: Kluwer Academic, 2000.
Знайти повний текст джерелаKropf, Thomas. Introduction to Formal Hardware Verification. Berlin, Heidelberg: Springer Berlin Heidelberg, 1999.
Знайти повний текст джерелаЧастини книг з теми "Hardware circuits"
Tehranipoor, Mark, Ujjwal Guin, and Domenic Forte. "Hardware IP Watermarking." In Counterfeit Integrated Circuits, 203–22. Cham: Springer International Publishing, 2015. http://dx.doi.org/10.1007/978-3-319-11824-6_10.
Повний текст джерелаSekanina, Lukáš. "Principles and Applications of Polymorphic Circuits." In Evolvable Hardware, 209–24. Berlin, Heidelberg: Springer Berlin Heidelberg, 2015. http://dx.doi.org/10.1007/978-3-662-44616-4_8.
Повний текст джерелаTehranipoor, Mark, Nitin Pundir, Nidish Vashistha, and Farimah Farahmandi. "Hardware Camouflaging in Integrated Circuits." In Hardware Security Primitives, 171–84. Cham: Springer International Publishing, 2022. http://dx.doi.org/10.1007/978-3-031-19185-5_10.
Повний текст джерелаWei, Shaojun, Leibo Liu, Jianfeng Zhu, and Chenchen Deng. "Hardware Architectures and Circuits." In Software Defined Chips, 77–196. Singapore: Springer Nature Singapore, 2022. http://dx.doi.org/10.1007/978-981-19-6994-2_3.
Повний текст джерелаGalindez Olascoaga, Laura Isabel, Wannes Meert, and Marian Verhelst. "Hardware-Aware Probabilistic Circuits." In Hardware-Aware Probabilistic Machine Learning Models, 81–110. Cham: Springer International Publishing, 2021. http://dx.doi.org/10.1007/978-3-030-74042-9_5.
Повний текст джерелаFroehlich, Saman, Daniel Große, and Rolf Drechsler. "Approximate Hardware Generation Using Formal Techniques." In Approximate Circuits, 155–74. Cham: Springer International Publishing, 2018. http://dx.doi.org/10.1007/978-3-319-99322-5_8.
Повний текст джерелаJoyce, Jeffrey J. "Generic Specification of Digital Hardware." In Designing Correct Circuits, 68–91. London: Springer London, 1991. http://dx.doi.org/10.1007/978-1-4471-3544-9_4.
Повний текст джерелаSanchez, Eduardo. "Field programmable gate array (FPGA) circuits." In Towards Evolvable Hardware, 1–18. Berlin, Heidelberg: Springer Berlin Heidelberg, 1996. http://dx.doi.org/10.1007/3-540-61093-6_1.
Повний текст джерелаLee, Seogoo, and Andreas Gerstlauer. "Approximate High-Level Synthesis of Custom Hardware." In Approximate Circuits, 205–23. Cham: Springer International Publishing, 2018. http://dx.doi.org/10.1007/978-3-319-99322-5_10.
Повний текст джерелаHanif, Muhammad Abdullah, Muhammad Usama Javed, Rehan Hafiz, Semeen Rehman, and Muhammad Shafique. "Hardware–Software Approximations for Deep Neural Networks." In Approximate Circuits, 269–88. Cham: Springer International Publishing, 2018. http://dx.doi.org/10.1007/978-3-319-99322-5_13.
Повний текст джерелаТези доповідей конференцій з теми "Hardware circuits"
Miller, J. F., and P. Thomson. "Discovering novel digital circuits using evolutionary techniques." In IEE Colloquium Evolvable Hardware Systems. IEE, 1998. http://dx.doi.org/10.1049/ic:19980207.
Повний текст джерелаKnichel, David, and Amir Moradi. "Low-Latency Hardware Private Circuits." In CCS '22: 2022 ACM SIGSAC Conference on Computer and Communications Security. New York, NY, USA: ACM, 2022. http://dx.doi.org/10.1145/3548606.3559362.
Повний текст джерелаVenturelli, Davide, Minh Do, Eleanor Rieffel, and Jeremy Frank. "Temporal Planning for Compilation of Quantum Approximate Optimization Circuits." In Twenty-Sixth International Joint Conference on Artificial Intelligence. California: International Joint Conferences on Artificial Intelligence Organization, 2017. http://dx.doi.org/10.24963/ijcai.2017/620.
Повний текст джерелаCatelan, Daniela, Ricardo Santos, and Liana Duenha. "Accuracy and Physical Characterization of Approximate Arithmetic Circuits." In XXI Simpósio em Sistemas Computacionais de Alto Desempenho. Sociedade Brasileira de Computação, 2020. http://dx.doi.org/10.5753/wscad.2020.14065.
Повний текст джерелаRose, G. S., J. Rajendran, N. McDonald, R. Karri, M. Potkonjak, and B. Wysocki. "Hardware security strategies exploiting nanoelectronic circuits." In 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC 2013). IEEE, 2013. http://dx.doi.org/10.1109/aspdac.2013.6509623.
Повний текст джерела"Verification of hardware systems and circuits." In IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society. IEEE, 2013. http://dx.doi.org/10.1109/iecon.2013.6700422.
Повний текст джерелаLiu, Siting, and Jie Han. "Hardware ODE Solvers using Stochastic Circuits." In DAC '17: The 54th Annual Design Automation Conference 2017. New York, NY, USA: ACM, 2017. http://dx.doi.org/10.1145/3061639.3062258.
Повний текст джерелаYamakawa. "Fuzzy logic hardware systems." In 1993 Symposium on VLSI Circuits. IEEE, 1989. http://dx.doi.org/10.1109/vlsic.1989.1037460.
Повний текст джерелаShanthi, A. P., P. Muruganandam, and R. Parthasarathi. "Enhancing the development based evolution of digital circuits." In 2004 NASA/DoD Conference on Evolvable Hardware. IEEE, 2004. http://dx.doi.org/10.1109/eh.2004.1310815.
Повний текст джерелаDally, William J., C. Thomas Gray, John Poulton, Brucek Khailany, John Wilson, and Larry Dennison. "Hardware-Enabled Artificial Intelligence." In 2018 IEEE Symposium on VLSI Circuits. IEEE, 2018. http://dx.doi.org/10.1109/vlsic.2018.8502368.
Повний текст джерелаЗвіти організацій з теми "Hardware circuits"
Di, Jia. Towards Trustable Embedded Systems: Hardware Threat Modeling for Integrated Circuits. Fort Belvoir, VA: Defense Technical Information Center, October 2008. http://dx.doi.org/10.21236/ada501149.
Повний текст джерелаChung, Moon Jung. Parallel Very High Speed Integrated Circuits (VHSIC) Hardware Description Language (VHDL) Simulation for Performance Modeling. Fort Belvoir, VA: Defense Technical Information Center, March 1999. http://dx.doi.org/10.21236/ada372678.
Повний текст джерелаMills, Michael T. A Key Element Toward Concurrent Engineering of Hardware and Software: Binding Very High Speed Integrated Circuits (VHSIC) Hardware Description Language (VHDL) with Ada 95. Fort Belvoir, VA: Defense Technical Information Center, October 1994. http://dx.doi.org/10.21236/ada294469.
Повний текст джерелаMills, Michael T. Proposed Object Oriented Programming (OOP) Enhancements to the Very High Speed Integrated Circuits (VHSIC) Hardware Description Language (VHDL). Fort Belvoir, VA: Defense Technical Information Center, August 1993. http://dx.doi.org/10.21236/ada274004.
Повний текст джерелаWachen, John, and Steven McGee. Qubit by Qubit’s Four-Week Quantum Computing Summer School Evaluation Report for 2021. The Learning Partnership, September 2021. http://dx.doi.org/10.51420/report.2021.4.
Повний текст джерела