Готові списки джерел за темами / FPGA application in Power system

Добірка наукової літератури з теми "FPGA application in Power system"

Автор: Grafiati
Опубліковано: 6 вересня 2023

Оформте джерело за APA, MLA, Chicago, Harvard та іншими стилями

Оберіть тип джерела:

Зміст

Ознайомтеся зі списками актуальних статей, книг, дисертацій, тез та інших наукових джерел на тему "FPGA application in Power system".

Біля кожної праці в переліку літератури доступна кнопка «Додати до бібліографії». Скористайтеся нею – і ми автоматично оформимо бібліографічне посилання на обрану працю в потрібному вам стилі цитування: APA, MLA, «Гарвард», «Чикаго», «Ванкувер» тощо.

Також ви можете завантажити повний текст наукової публікації у форматі «.pdf» та прочитати онлайн анотацію до роботи, якщо відповідні параметри наявні в метаданих.

Статті в журналах з теми "FPGA application in Power system"

1

Piróg, S., R. Stala, and Ł. Stawiarski. "Power electronic converter for photovoltaic systems with the use of FPGA-based real-time modeling of single phase grid-connected systems." Bulletin of the Polish Academy of Sciences: Technical Sciences 57, no. 4 (December 1, 2009): 345–54. http://dx.doi.org/10.2478/v10175-010-0137-9.

Повний текст джерела
Анотація:
Power electronic converter for photovoltaic systems with the use of FPGA-based real-time modeling of single phase grid-connected systemsThe paper presents a method of investigation of grid connected systems with a renewable energy source. The method enables fast prototyping of control systems and power converters components by real-time simulation of the system. Components of the system such as energy source (PV array), converters, filters, sensors and control algorithms are modeled in FPGA IC. Testing the systems before its practical application reduces cost and time-to-market. FPGA devices are commonly used for digital control. The resources of the FPGAs used for preliminary testing can be sufficient for the complete system modelling. Debugging tools for FPGA enable observation of many signals of the analyzed power system (as a result of the control), with very advanced triggering tools. The presented method of simulation with the use of hardware model of the power system in comparison to classical simulation tools gives better possibilities for verification of control algorithms such as MPPT or anti-islanding.
Стилі APA, Harvard, Vancouver, ISO та ін.
2

Göhringer, Diana, Jonathan Obie, André L. S. Braga, Michael Hübner, Carlos H. Llanos, and Jürgen Becker. "Exploration of the Power-Performance Tradeoff through Parameterization of FPGA-Based Multiprocessor Systems." International Journal of Reconfigurable Computing 2011 (2011): 1–17. http://dx.doi.org/10.1155/2011/985931.

Повний текст джерела
Анотація:
The design space of FPGA-based processor systems is huge, because many parameters can be modified at design- and runtime to achieve an efficient system solution in terms of performance, power and energy consumption. Such parameters are, for example, the number of processors and their configurations, the clock frequencies at design time, the use of dynamic frequency scaling at runtime, the application task distribution, and the FPGA type and size. The major contribution of this paper is the exploration of all these parameters and their impact on performance, power dissipation, and energy consumption for four different application scenarios. The goal is to introduce a first approach for a developer's guideline, supporting the choice of an optimized and specific system parameterization for a target application on FPGA-based multiprocessor systems-on-chip. The FPGAs used for these explorations were Xilinx Virtex-4 and Xilinx Virtex-5. The performance results were measured on the FPGA while the power consumption was estimated using the Xilinx XPower Analyzer tool. Finally, a novel runtime adaptive multiprocessor architecture for dynamic clock frequency scaling is introduced and used for the performance, power and energy consumption evaluations.
Стилі APA, Harvard, Vancouver, ISO та ін.
3

Trinh, Nguyen, Anh Le Thi Kim, Hung Nguyen, and Linh Tran. "Algorithmic TCAM on FPGA with data collision approach." Indonesian Journal of Electrical Engineering and Computer Science 22, no. 1 (April 1, 2021): 89. http://dx.doi.org/10.11591/ijeecs.v22.i1.pp89-96.

Повний текст джерела
Анотація:
<span>Content addressable memory (CAM) and ternary content addressable memory (TCAM) are specialized high-speed memories for data searching. CAM and TCAM have many applications in network routing, packet forwarding and Internet data centers. These types of memories have drawbacks on power dissipation and area. As field-programmable gate array (FPGA) is recently being used for network acceleration applications, the demand to integrate TCAM and CAM on FPGA is increasing. Because most FPGAs do not support native TCAM and CAM hardware, methods of implementing algorithmic TCAM using FPGA resources have been proposed through recent years. Algorithmic TCAM on FPGA have the advantages of FPGAs low power consumption and high intergration scalability. This paper proposes a scaleable algorithmic TCAM design on FPGA. The design uses memory blocks to negate power dissipation issue and data collision to save area. The paper also presents a design of a 256 x 104-bit algorithmic TCAM on Intel FPGA Cyclone V, evaluates the performance and application ability of the design on large scale and in future developments.</span>
Стилі APA, Harvard, Vancouver, ISO та ін.
4

Ding, Dian Kuan, Li Xin Li, Yi Wan, and Qi Xue. "Studies on MPPT in the Grid-Connected Photovoltaic Power Generation System Application." Applied Mechanics and Materials 63-64 (June 2011): 377–80. http://dx.doi.org/10.4028/www.scientific.net/amm.63-64.377.

Повний текст джерела
Анотація:
A set of PV grid-connected controlling system basing on FPGA and MCU is designed after the study of PV grid-connected system in this paper. The function of FPGA is to control the inverter main current, and the MCU is used to realize the MPPT technology. It is very effective after testing.
Стилі APA, Harvard, Vancouver, ISO та ін.
5

UZUN, ISA SERVAN, and ABBES AMIRA. "A FPGA-BASED PARAMETRIZABLE SYSTEM FOR HIGH-RESOLUTION FREQUENCY-DOMAIN IMAGE FILTERING." Journal of Circuits, Systems and Computers 14, no. 05 (October 2005): 895–921. http://dx.doi.org/10.1142/s0218126605002775.

Повний текст джерела
Анотація:
Signal and image processing applications require high computational power with the ability to experiment different algorithms involving matrix transforms. Reconfigurable hardware devices in the form of Field Programmable Gate Arrays (FPGAs) have been proposed to obtain high performance at an economical price. However, the users must program FPGAs at a very low level and must have a detailed knowledge of the architecture of the device being used. In trying to reconcile the dual requirements of high performance and the ease of development, this paper reports the design and realization of the Fast Fourier Transforms (FFTs) using a FPGA-based environment, which enables system designer to meet different system requirements (i.e., chip area, speed, memory, etc.) for a range of signal processing and imaging applications. The use of the proposed environment has been proven by the developing a high-level FPGA-based parametrizable image processing system for frequency-domain filtering application. The system achieves real-time image filtering performance exceeding those of currently available solutions by an order of magnitude in frame rate and input image size.
Стилі APA, Harvard, Vancouver, ISO та ін.
6

Drozd, Oleksandr, Grzegorz Nowakowski, Anatoliy Sachenko, Viktor Antoniuk, Volodymyr Kochan, and Myroslav Drozd. "Power-Oriented Monitoring of Clock Signals in FPGA Systems for Critical Application." Sensors 21, no. 3 (January 25, 2021): 792. http://dx.doi.org/10.3390/s21030792.

Повний текст джерела
Анотація:
This paper presents a power-oriented monitoring of clock signals that is designed to avoid synchronization failure in computer systems such as FPGAs. The proposed design reduces power consumption and increases the power-oriented checkability in FPGA systems. These advantages are due to improvements in the evaluation and measurement of corresponding energy parameters. Energy parameter orientation has proved to be a good solution for detecting a synchronization failure that blocks logic monitoring circuits. Key advantages lay in the possibility to detect a synchronization failure hidden in safety-related systems by using traditional online testing that is based on logical checkability. Two main types of power-oriented monitoring are considered: detecting a synchronization failure based on the consumption and the dissipation of power, which uses temperature and current consumption sensors, respectively. The experiments are performed on real FPGA systems with the controlled synchronization disconnection and the use of the computer-aided design (CAD) utility to estimate the decreasing values of the energy parameters. The results demonstrate the limited checkability of FPGA systems when using the thermal monitoring of clock signals and success in monitoring by the consumption current.
Стилі APA, Harvard, Vancouver, ISO та ін.
7

Hosseinghorban, Ali, and Akash Kumar. "A Partial-Reconfiguration-Enabled HW/SW Co-Design Benchmark for LTE Applications." Electronics 11, no. 7 (March 22, 2022): 978. http://dx.doi.org/10.3390/electronics11070978.

Повний текст джерела
Анотація:
Rapid and continuous evolution in telecommunication standards and applications has increased the demand for a platform with high parallelization capability, high flexibility, and low power consumption. FPGAs are known platforms that can provide all these requirements. However, the evaluation of approaches, architectures, and scheduling policies in this era requires a suitable and open-source benchmark suite that runs on FPGA. This paper harnesses high-level synthesis tools to implement high-performance, resource-efficient, and easy-maintenance kernels for FPGAs. We provide various implementations of each kernel of PHY-Bench and WiBench, which are the most well-known benchmark suites for telecommunication applications on FPGAs. We analyze the execution time and power consumption of different kernels on ARM processors and FPGA. We have made all sources and documentation public for the benefit of the research community. The codes are flexible, and all kernels can easily be regenerated for different sizes. The results show that the FPGA can increase the speed by up to 19.4 times. Furthermore, we show that the power consumption of the FPGA can be reduced by up to 45% by partially reconfiguring a kernel that fits the size of the input data instead of using a large kernel that supports all inputs. We also show that partial reconfiguration can improve the execution time for processing a sub-frame in the uplink application by 33% compared to an FPGA-based approach without partial reconfiguration.
Стилі APA, Harvard, Vancouver, ISO та ін.
8

Blouin, Dominique, Daniel Chillet, Eric Senn, Sébastien Bilavarn, Robin Bonamy, and Christian Samoyeau. "AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC." International Journal of Reconfigurable Computing 2011 (2011): 1–15. http://dx.doi.org/10.1155/2011/425401.

Повний текст джерела
Анотація:
With the evolution of technology, the system complexity increased and the application fields of the embedded system expanded. Current applications need a high degree of performance, flexibility, and efficient development environments. Today, reconfigurable logic allows to meet the on-chip processing requirements with new benefits resulting from partial and dynamic reconfiguration. But the dimension introduced in the design of these systems requires more abstraction to manage their complexity and efficient models to provide reliable preliminary estimations. While classical multiprocessor systems can be modeled without difficulty, the use of partial run-time reconfiguration in heterogeneous flexible system-on-chips is generally not covered. The contribution of this paper is to address this with an extension of the AADL language able to model the reconfigurable logic, possibly considering dynamic reconfiguration and power consumption requirements. The proposed AADL model is divided into three levels to provide a generic and hierarchical approach separating the static and dynamic parts of current FPGAs. These levels are exposed in detail and illustrated on a concrete example of FPGA device. The design space exploration of an application deployment using this model is also presented.
Стилі APA, Harvard, Vancouver, ISO та ін.
9

Jamieson, Peter, Donald Blank, Janelle Ghanem, Tyler McGrew, and Giancarlo Corti. "A Methodology for an FPGA Implementation of a Programmable Logic Controller to Control an Atomic Layer Deposition System." International Journal of Reconfigurable Computing 2022 (May 6, 2022): 1–10. http://dx.doi.org/10.1155/2022/8827417.

Повний текст джерела
Анотація:
In this work, we present an industrial cold walled Atomic Layer Deposition (ALD) system, which can be controlled by either a traditional programmable logic controller (PLC) system or a field-programmable gate array (FPGA) prototyping board. This work presents an FPGA controlled system that takes ladder diagram (LD) control for a PLC and converts this control to Verilog HDL and programs an FPGA such that the FPGA prototyping board is used to control a real industrial application. We explore this approach since FPGA implementation of LD control could significantly reduce the cost of implementing these controllers with other potential advantages such as the improved granularity of timing control from milliseconds to nanoseconds, additional available pins for inputs and outputs far exceeding that of microprocessors, and lower power consumption for control. In this work, we provide details and descriptions of our industrial system (ALD), the LD control of this system and its implementation, our software flow to convert LDs to Verilog HDL, and our FPGA prototype board design to replace the existing electronic controller. We show how our LD-Verilog HDL converter in conjunction with FPGAs matches a PLC and demonstrate some of the benefits of using an FPGA.
Стилі APA, Harvard, Vancouver, ISO та ін.
10

Zhu, Qi Shen. "The Application of Remote Monitoring System Based on FPGA in Power System." Advanced Materials Research 433-440 (January 2012): 4038–41. http://dx.doi.org/10.4028/www.scientific.net/amr.433-440.4038.

Повний текст джерела
Анотація:
Modbus bus has been widely used in the power system. For the seamless integrated realization of enterprise control and management information, the remote interaction of Modbus bus meter data is needed. This design is based on the problems involved in the process of practical power system application. Using FPGA EP2C35F672 hardware platform, UART, DM9000A external chips are extended to complete remote operation and monitoring of Modbus equipment. The field bus and the Internet network interconnection can be realized, so the decentralization and open for control system are improved. The design can be used to rebuild the existing power field bus network. This design has good prospects and practical value.
Стилі APA, Harvard, Vancouver, ISO та ін.
Більше джерел

Дисертації з теми "FPGA application in Power system"

1

Shahzad, Khurram. "Energy Efficient Wireless Sensor Node Architecture for Data and Computation Intensive Applications." Doctoral thesis, Mittuniversitetet, Avdelningen för elektronikkonstruktion, 2014. http://urn.kb.se/resolve?urn=urn:nbn:se:miun:diva-21956.

Повний текст джерела
Анотація:
Wireless Sensor Networks (WSNs), in addition to enabling monitoring solutions for numerous new applications areas, have gained huge popularity as a cost-effective, dynamically scalable, easy to deploy and maintainable alternatives to conventional infrastructure-based monitoring solutions. A WSN consists of spatially distributed autonomous wireless sensor nodes that measure desired physical phenomena and operate in a collaborative manner to relay the acquired information wirelessly to a central location. A wireless sensor node, integrating the required resources to enable infrastructure-less distributed monitoring, is constrained by its size, cost and energy. In order to address these constraints, a typical wireless sensor node is designed based on low-power and low-cost modules that in turn provide limited communication and processing performances. Data and computation intensive wireless monitoring applications, on the other hand, not only demand higher communication bandwidth and computational performance but also require practically feasible operational lifetimes so as to reduce the maintenance cost associated with the replacement of batteries. In relation to the communication and processing requirements of such applications and the constraints associated with a typical wireless sensor node, this thesis explores energy efficient wireless sensor node architecture that enables realization of data and computation intensive applications. Architectures enabling raw data transmission and in-sensor processing with various technological alternatives are explored. The potential architectural alternatives are evaluated both analytically and quantitatively with regards to different design parameters, in particular, the performance and the energy consumption. For quantitative evaluation purposes, the experiments are conducted on vibration and image-based industrial condition monitoring applications that are not only data and computation intensive but also are of practical importance. Regarding the choice of an appropriate wireless technology in an architecture enabling raw data transmission, standard based communication technologies including infrared, mobile broadband, WiMax, LAN, Bluetooth, and ZigBee are investigated. With regards to in-sensor processing, different architectures comprising of sequential processors and FPGAs are realized to evaluate different design parameters, especially the performance and energy efficiency. Afterwards, the architectures enabling raw data transmission only and those involving in-sensor processing are evaluated so as to find an energy efficient solution. The results of this investigation show that in-sensor processing architecture, comprising of an FPGA for computation purposes, is more energy efficient when compared with other alternatives in relation to the data and computation intensive applications. Based on the results obtained and the experiences learned in the architectural evaluation study, an FPGA-based high-performance wireless sensor platform, the SENTIOF, is designed and developed. In addition to performance, the SETNIOF is designed to enable dynamic optimization of energy consumption. This includes enabling integrated modules to be completely switched-off and providing a fast configuration support to the FPGA.  In order to validate the results of the evaluation studies, and to assess the performance and energy consumption of real implementations, both the vibration and image-based industrial monitoring applications are realized using the SENTIOF. In terms of computational performance for both of these applications, the real-time processing goals are achieved. For example, in the case of vibration-based monitoring, real-time processing performance for tri-axes (horizontal, vertical and axial) vibration data are achieved for sampling rates of more than 100 kHz. With regards to energy consumption, based on the measured power consumption that also includes the power consumed during the FPGA’s configuration process, the operational lifetimes are estimated using a single cell battery (similar to an AA battery in terms of shape and size) with a typical capacity of 2600 mA. In the case of vibration-based condition monitoring, an operational lifetime of more than two years can be achieved for duty-cycle interval of 10 minutes or more. The achievable operational lifetime of image-based monitoring is more than 3 years for a duty-cycle interval of 5 minutes or more.
Стилі APA, Harvard, Vancouver, ISO та ін.
2

Younes, Dina. "Využití systému zbytkových tříd pro zpracování digitálních signálů." Doctoral thesis, Vysoké učení technické v Brně. Fakulta elektrotechniky a komunikačních technologií, 2013. http://www.nusl.cz/ntk/nusl-233606.

Повний текст джерела
Анотація:
Předkládaná disertační práce se zabývá návrhem základních bloků v systému zbytkových tříd pro zvýšení výkonu aplikací určených pro digitální zpracování signálů (DSP). Systém zbytkových tříd (RNS) je neváhová číselná soustava, jež umožňuje provádět paralelizovatelné, vysokorychlostní, bezpečné a proti chybám odolné aritmetické operace, které jsou zpracovávány bez přenosu mezi řády. Tyto vlastnosti jej činí značně perspektivním pro použití v DSP aplikacích náročných na výpočetní výkon a odolných proti chybám. Typický RNS systém se skládá ze tří hlavních částí: převodníku z binárního kódu do RNS, který počítá ekvivalent vstupních binárních hodnot v systému zbytkových tříd, dále jsou to paralelně řazené RNS aritmetické jednotky, které provádějí aritmetické operace s operandy již převedenými do RNS. Poslední část pak tvoří převodník z RNS do binárního kódu, který převádí výsledek zpět do výchozího binárního kódu. Hlavním cílem této disertační práce bylo navrhnout nové struktury základních bloků výše zmiňovaného systému zbytkových tříd, které mohou být využity v aplikacích DSP. Tato disertační práce předkládá zlepšení a návrhy nových struktur komponent RNS, simulaci a také ověření jejich funkčnosti prostřednictvím implementace v obvodech FPGA. Kromě návrhů nové struktury základních komponentů RNS je prezentován také podrobný výzkum různých sad modulů, který je srovnává a determinuje nejefektivnější sadu pro různé dynamické rozsahy. Dalším z klíčových přínosů disertační práce je objevení a ověření podmínky určující výběr optimální sady modulů, která umožňuje zvýšit výkonnost aplikací DSP. Dále byla navržena aplikace pro zpracování obrazu využívající RNS, která má vůči klasické binární implementanci nižší spotřebu a vyšší maximální pracovní frekvenci. V závěru práce byla vyhodnocena hlavní kritéria při rozhodování, zda je vhodnější pro danou aplikaci využít binární číselnou soustavu nebo RNS.
Стилі APA, Harvard, Vancouver, ISO та ін.
3

Ahmed, Moin. "FPGA based morphological filters for power system protection relays." Thesis, University of Liverpool, 2011. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.539919.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
4

McKeown, M. S. "A System Level Design Methodology for Power Efficient DSP on FPGA." Thesis, Queen's University Belfast, 2010. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.517537.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
5

Zhang, Bin. "FPGA Design of a Multicore Neuromorphic Processing System." University of Dayton / OhioLINK, 2016. http://rave.ohiolink.edu/etdc/view?acc_num=dayton1461694994.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
6

Yeoman, Christina. "FPGA TO POWER SYSTEM THEORIZATION FOR A FAULT LOCATION AND SPECIFICATION ALGORITHM." UKnowledge, 2013. http://uknowledge.uky.edu/ece_etds/21.

Повний текст джерела
Анотація:
Fault detection and location algorithms have allowed for the power industry to alter the power grid from the traditional model to becoming a smart grid. This thesis implements an already established algorithm for detecting faults, as well as an impedance-based algorithm for detecting where on the line the fault has occurred and develops a smart algorithm for future HDL conversion using Simulink. Using the algorithms, the ways in which this implementation can be used to create a smarter grid are the fundamental basis for this research. Simulink was used to create a two-bus power system, create environment variables, and then Matlab was used to program the algorithm such that it could be FPGA-implementable, where the ways in which one can retrieve the data from a power line has been theorized. This novel approach to creating a smarter grid was theorized and created such that real-world applications may be further implemented in the future.
Стилі APA, Harvard, Vancouver, ISO та ін.
7

Ekwall, Anders. "Minimering av effektförbrukning i inbyggt system med FPGA." Thesis, KTH, Skolan för informations- och kommunikationsteknik (ICT), 2014. http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-177156.

Повний текст джерела
Анотація:
Målet med detta examensarbete är att undersoka om det är möjligt att reducera energiförbrukningen i ett inbyggt system m.h.a. en Field Programmable Gate Array (FPGA) med låg effektförbrukning. Genom att flytta en del funktioner från systemets Micro Controller Unit (MCU) till en FPGA, hoppas uppdragsgivaren att systemets MCU kan ges mojligheten att gå över i ett mer energisnålt sömnlage under tillräckligt långa perioder. Rapporten beskriver utvecklingsarbetet från förstudie till implementeriung och test av framtagen design i en FPGA, AGLN250 fran Microsemi. Examensarbetet har visat att det ar fullt mojligt att reducera ett inbyggt systems effektförbrukning m.h.a. en FPGA. Dock måste man, p.g.a. en FPGA:s arkitektur, vara extra aktsam pa hur designen implementeras för att effektförbrukningen inte skall bli högre än förvantat.
The purpose of this thesis is to examine the possibility of reducing an embedded system's power consumption through the use of a low-power Field Programmable Gate Array (FPGA). The customer's hope was that by relocating some of the functionality from the system's Micro Controller Unit (MCU) to an FPGA, the system's MCU could remain in its most efficient power saving mode long enough to reduce the average power consumption to an acceptable level. This paper documents the development work, from initial background material studies up to the implementation and test of suggested designs in an actual FPGA, an AGLN250 from Microsemi. The thesis work has demonstrated that it is possible to reduce the power consumption of the customer's system by relocating some of the MCU functionality to an FPGA. However, due to an FPGA's architecture, care must be taken to ensure that the design is implemented in such a way that the signal activity is reduced as far as possible. Otherwise the power consumption might end up higher than expected.
Стилі APA, Harvard, Vancouver, ISO та ін.
8

Persen, Todd. "FPGA-BASED DESIGN OF A MAXIMUM-POWER-POINT TRACKING SYSTEM FOR SPACE A." Master's thesis, University of Central Florida, 2004. http://digital.library.ucf.edu/cdm/ref/collection/ETD/id/3126.

Повний текст джерела
Анотація:
Satellites need a source of power throughout their missions to help them remain operational for several years. The power supplies of these satellites, provided primarily by solar arrays, must have high efficiencies and low weights in order to meet stringent design constraints. Power conversion from these arrays is required to provide robust and reliable conversion which performs optimally in varying conditions of peak power, solar flux, and occlusion conditions. Since the role of these arrays is to deliver power, one of the principle factors in achieving maximum power output from an array is tracking and holding its maximum-power point. This point, which varies with temperature, insolation, and loading conditions, must be continuously monitored in order to react to rapid changes. Until recently, the control of maximum power point tracking (MPPT) has been implemented in microcontrollers and digital signal processors (DSPs). While DSPs can provide a reasonable performance, they do not provide the advantages that field-programmable gate arrays (FPGA) chips can potentially offer to the implementation of MPPT control. In comparison to DSP implementations, FPGAs offer lower cost implementations since the functions of various components can be integrated onto the same FPGA chip as opposed to DSPs which can perform only DSP-related computations. In addition, FPGAs can provide equivalent or higher performance with the customization potential of an ASIC. Because FPGAs can be reprogrammed at any time, repairs can be performed in-situ while the system is running thus providing a high degree of robustness. Beside robustness, this reprogrammability can provide a high level of (i) flexibility that can make upgrading an MPPT control system easy by merely updating or modifying the MPPT algorithm running on the FPGA chip, and (ii) expandability that makes expanding an FPGA-based MPPT control system to handle multi-channel control. In addition, this reprogrammability provides a level of testability that DSPs cannot match by allowing the emulation of the entire MPPT control system onto the FPGA chip. This thesis proposes an FPGA-based implementation of an MPPT control system suitable for space applications. At the core of this system, the Perturb-and-observe algorithm is used to track the maximum power point. The algorithm runs on an Alera FLEX 10K FPGA chip. Additional functional blocks, such as the ADC interface, FIR filter, dither generator, and DAC interface, needed to support the MPPT control system are integrated within the same FPGA device thus streamlining the part composition of the physical prototype used to build this control system.
M.S.E.E.
Department of Electrical and Computer Engineering
Engineering and Computer Science
Electrical Engineering
Стилі APA, Harvard, Vancouver, ISO та ін.
9

Milosavljevic, Ivana. "Power Electronics System Communications." Thesis, Virginia Tech, 1999. http://hdl.handle.net/10919/31218.

Повний текст джерела
Анотація:
This work investigates communication issues in high-frequency power converters. A novel control communication network (Power Electronics System Network or PES Net) is proposed for modular, medium and high-power, converters. The network protocol, hardware and software are designed and implemented. The PES Net runs at 125 Mb/s over plastic optical fiber allowing converter switching frequencies in excess of 100 kHz. Communication control is implemented in a field programmable gate array device. A novel synchronization method applicable to ring networks is proposed. The effect of the communication delay on the power converter operation is studied.
Master of Science
Стилі APA, Harvard, Vancouver, ISO та ін.
10

Troullinos, George. "Application of balanced realizations to power system equivalents." Thesis, Georgia Institute of Technology, 1985. http://hdl.handle.net/1853/14855.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
Більше джерел

Книги з теми "FPGA application in Power system"

1

Heavy duty drivetrains: The system and component application. Warrendale, PA: Society of Automotive Engineers, 1991.

Знайти повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
2

Kezunovic, Mladen, Sakis Meliopoulos, Vaithianathan Venkatasubramanian, and Vijay Vittal. Application of Time-Synchronized Measurements in Power System Transmission Networks. Cham: Springer International Publishing, 2014. http://dx.doi.org/10.1007/978-3-319-06218-1.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
3

Nazari-Heris, Morteza, Somayeh Asadi, Behnam Mohammadi-Ivatloo, Moloud Abdar, Houtan Jebelli, and Milad Sadat-Mohammadi, eds. Application of Machine Learning and Deep Learning Methods to Power System Problems. Cham: Springer International Publishing, 2021. http://dx.doi.org/10.1007/978-3-030-77696-1.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
4

Guha, Dipayan, Provas Kumar Roy, Subrata Banerjee, and Shubhi Purwar. Application of Intelligent Control Algorithms to Study the Dynamics of Hybrid Power System. Singapore: Springer Singapore, 2022. http://dx.doi.org/10.1007/978-981-19-0444-8.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
5

IEEE Power Engineering Society. Surge Protective Devices Committee., IEEE Standards Board, and Institute of Electrical and Electronics Engineers., eds. IEEE guide for the application of metal-oxide surge arresters for alternating-current systems. New York, N.Y., USA: Institute of Electrical and Electronics Engineers, 1998.

Знайти повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
6

Xi tong bian shi ji qi zai shui dian neng yuan zhong de ying yong: System identification and its application in hydroelectric energy. Wuhan shi: Hubei ke xue ji shu chu ban she, 2008.

Знайти повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
7

Operator, Alberta Electric System. Alberta Electric System Operator: 2003 general tariff application liability protection : Board determinations and recommendations. Calgary, Alta: Alberta Energy and Utilities Board, 2003.

Знайти повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
8

Tennessee Valley Authority. Division of Energy Demonstrations and Technology, ed. Power system and electronics facilities: Optical Systems Evaluation Center, Electronics Application Center, Electric Motor Test Facility. [Chattanooga, Tenn.?]: Tennessee Valley Authority, Office of Power, Division of Energy Demonstrations and Technology, 1986.

Знайти повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
9

Heyde, Chris Oliver. Dynamic voltage security assessment for on-line control room application =: (Dynamische Spannungsstabilitätsrechnungen als online Entscheidungsgrundlage für die Leitwarte). Magdeburg: Otto-von-Guericke-Universität Magdeburg, 2010.

Знайти повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
10

Baumgartner, Thomas. The shaping of socio-economic systems: Application of the theory of actor-system dynamics to conflict, social power and institutional innovation in economic life. London: Gordon and Breach Science Publishers, 1986.

Знайти повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
Більше джерел

Частини книг з теми "FPGA application in Power system"

1

Hayashi, Toshifumi, Atsushi Kojima, Tadashi Miyazaki, Naotaka Oda, Kiyotaka Wakita, and Takayoshi Furusawa. "Application of FPGA to Nuclear Power Plant I&C Systems." In Progress of Nuclear Safety for Symbiosis and Sustainability, 41–47. Tokyo: Springer Japan, 2014. http://dx.doi.org/10.1007/978-4-431-54610-8_5.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
2

Yang, Jing-Yuan, Qi Wu, Xin-Yu Wang, and Shao-Hua Han. "Discussion on Application of FPGA Technology in Safety Instrument and Control System of Nuclear Power Plant." In Lecture Notes in Electrical Engineering, 94–101. Singapore: Springer Singapore, 2017. http://dx.doi.org/10.1007/978-981-10-7416-5_12.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
3

Tat, Liew Yeong, S. S. N. Alhady, W. A. F. W. Othman, and Wan Rahiman. "Investigation on MLP Artificial Neural Network Using FPGA for Autonomous Cart Follower System." In 9th International Conference on Robotic, Vision, Signal Processing and Power Applications, 125–31. Singapore: Springer Singapore, 2016. http://dx.doi.org/10.1007/978-981-10-1721-6_14.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
4

Li, Sen, Jiaxu Zuo, and Hai Zeng. "The Application of Formal Verification on the FPGA of Instrument and Control Systems in Nuclear Power Plants." In Proceedings of The 20th Pacific Basin Nuclear Conference, 681–87. Singapore: Springer Singapore, 2017. http://dx.doi.org/10.1007/978-981-10-2311-8_63.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
5

Boemo, Eduardo I., Guillermo González Rivera, Sergio López-Buedo, and Juan M. Meneses. "Some notes on power management on FPGA-based systems." In Field-Programmable Logic and Applications, 149–57. Berlin, Heidelberg: Springer Berlin Heidelberg, 1995. http://dx.doi.org/10.1007/3-540-60294-1_108.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
6

Gayasen, A., K. Lee, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and T. Tuan. "A Dual-V DD Low Power FPGA Architecture." In Field Programmable Logic and Application, 145–57. Berlin, Heidelberg: Springer Berlin Heidelberg, 2004. http://dx.doi.org/10.1007/978-3-540-30117-2_17.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
7

Tarrillo, Jimmy, and Fernanda Lima Kastensmidt. "Power Analysis in nMR Systems in SRAM-Based FPGAs." In FPGAs and Parallel Architectures for Aerospace Applications, 103–19. Cham: Springer International Publishing, 2016. http://dx.doi.org/10.1007/978-3-319-14352-1_8.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
8

Fleming, Shane T., David B. Thomas, and Felix Winterstein. "A Power-Aware Adaptive FDIR Framework Using Heterogeneous System-on-Chip Modules." In FPGAs and Parallel Architectures for Aerospace Applications, 75–90. Cham: Springer International Publishing, 2016. http://dx.doi.org/10.1007/978-3-319-14352-1_6.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
9

Standaert, François-Xavier, Sıddıka Berna Örs, Jean-Jacques Quisquater, and Bart Preneel. "Power Analysis Attacks Against FPGA Implementations of the DES." In Field Programmable Logic and Application, 84–94. Berlin, Heidelberg: Springer Berlin Heidelberg, 2004. http://dx.doi.org/10.1007/978-3-540-30117-2_11.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
10

Miyajima, Yosuke, and Tsutomu Maruyama. "A Real-Time Stereo Vision System with FPGA." In Field Programmable Logic and Application, 448–57. Berlin, Heidelberg: Springer Berlin Heidelberg, 2003. http://dx.doi.org/10.1007/978-3-540-45234-8_44.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.

Тези доповідей конференцій з теми "FPGA application in Power system"

1

McNelles, Phillip, and Lixuan Lu. "Lab-Scale Design, Demonstration and Safety Assessment of an FPGA-Based Post Accident Monitoring System for Westinghouse AP1000 Nuclear Power Plants." In 2014 22nd International Conference on Nuclear Engineering. American Society of Mechanical Engineers, 2014. http://dx.doi.org/10.1115/icone22-30457.

Повний текст джерела
Анотація:
A Field Programmable Gate Array (FPGA) is a type of integrated circuit (IC), which is programmed after it is manufactured. FPGAs are referred to as a form of programmable hardware, as there is typically no software or operating system running on the FPGA itself. A significant amount of design work has been performed regarding the application of FPGAs in the nuclear field in recent years, with much of that work centered around safety related Instrumentation and Control (I&C) systems and safety systems. These new FPGA based systems are considered to be viable alternatives to replace many old I&C systems that are commonly used in Nuclear Power Plants (NPPs). Many of these older analog and digital systems are obsolete, and it has become increasingly difficult to maintain and repair them. FPGAs possess certain advantages over traditional analog circuits, PLCs and microprocessors, when considering nuclear I&C and safety system applications. This paper describes how FPGA technology has been used to construct a lab-scale implementation of a Post-Accident Monitoring System (PAMS), for a Westinghouse AP1000 Nuclear Power Plant, using a National Instruments “cRIO” chassis and I/O modules. This system will perform the major functions of the existing PAMS, including monitoring the vital values such as temperature, water level, pressure, flow rate, radiation levels and neutron flux in the event of a serious reactor accident. These values are required in standards such as United States Nuclear Regulatory Commission (NRC), Canadian Nuclear Safety Commission (CNSC), International Electrotechnical Commission (IEC), and Institute of Electrical and Electronics Engineers (IEEE). All of the input signals are read and processed using the FPGA, which includes alarms if the values go beyond the specified range, or if the values change rapidly. The values were then output to the computer through the FPGA interface to provide information to the operator, as well as being sent through analog and digital output modules for further processing. The system was tested using both simulated and real inputs from sensors. Furthermore, the reliability of the new system has also been analyzed, using the Dynamic Flowgraph Methodology (DFM). DFM has been successfully applied in both the nuclear and aerospace fields, and has been described as one of the best methodologies for modeling software/hardware interactions, by the scientific literature as well as in NRC reports. DFM was applied to fine-tune the design parameters by determining the potential causes of faults in the design, as well as to highlight the effectiveness of DFM in nuclear and in FPGA applications.
Стилі APA, Harvard, Vancouver, ISO та ін.
2

Shui, Xuanxuan, Yichun Wu, Junyi Zhou, and Yuanfeng Cai. "Component and Integration Test of an FPGA-Based PWR Protection Sub-System Using UVM." In 2017 25th International Conference on Nuclear Engineering. American Society of Mechanical Engineers, 2017. http://dx.doi.org/10.1115/icone25-66526.

Повний текст джерела
Анотація:
Field programmable gate arrays (FPGAs) have drawn wide attention from nuclear power industry for digital instrument and control applications (DI&C), because it’s much easier and simpler than microprocessor-based applications, which makes it more reliable. FPGAs can also enhance safety margins of the plant with potential possibility for power upgrading at normal operation. For these reasons, more and more nuclear power corporations and research institutes are treating FPGA-based protection system as a technical alternative. As nuclear power industry requires high reliability and safety for DI&C Systems, the development method and process should be fully verified and validated. For this reason, to improve the application of FPGA in NPP I&C system, the specific test methods are critical for the developers and regulators. However, current international standards and research reports, like IEC 62566 and NUREG/CR-7006, which have demonstrated the life circle of the development of FPGA-based safety critical DI&C in NPPs, but the specific test requirements and methods which are significant to the developers are not provided. In this paper, the whole test process of a pressurized water reactor (PWR) protection sub-system (Primary Coolant Flow Low Protection, Over Temperature Delta T Protection, Over Power Delta T Protection) is described, including detail component and integration tests. The Universal Verification Methodology (UVM) based on System Verilog class libraries is applied to establish the verification test platform. All these tests are conducted in a simulation environment. The test process is driven by the test coverage which includes code coverages (i.e., Statement, Branch, Condition and Expression, Toggle, Finite State Machine) and function coverage. Specifically, Register Transaction Level (RTL) simulation is conducted for Component tests, while RTL simulation, Gate Level simulation, Timing simulation and Static timing analysis are conducted for the integration test. The issues (e.g., the floating point calculation, FPGA resource allocation and optimization) arose in the test process are also analyzed and discussed, which can be references for the developers in this area. The component and integration tests are part of the Verification and Validation (V&V) work, which should be done by the V&V team separated from the development team. The testing method could assure the test results reliable and authentic. It is practical and useful for the development and V&V of FPGA-based safety DI&C systems.
Стилі APA, Harvard, Vancouver, ISO та ін.
3

Yildirim, Ozal, Belkis Eristi, Huseyin Eristi, Sencer Unal, Yavuz Erol, and Yakup Demir. "An FPGA based power quality monitoring system." In 2015 23th Signal Processing and Communications Applications Conference (SIU). IEEE, 2015. http://dx.doi.org/10.1109/siu.2015.7130075.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
4

Oda, Naotaka, Teruji Tarumi, Atsushi Tanaka, Mikio Izumi, and Toshifumi Sato. "Development of FPGA-Based Safety-Related I&C Systems." In 12th International Conference on Nuclear Engineering. ASMEDC, 2004. http://dx.doi.org/10.1115/icone12-49167.

Повний текст джерела
Анотація:
Toshiba has developed FPGA-based systems which perform signal processing by field programmable gate arrays (FPGA) for safety-related I&C systems. FPGA is a device which consists only of defined digital circuit: hardware, which performs defined processing. FPGA-based system solves issues existing both in the conventional systems operated by analog circuits (analog-based system) and the systems operated by central processing units (CPU-based system). The advantages of applying FPGA are to keep the long-life supply of products, improving testability (verification), and to reduce the drift which may occur in analog-based system. Considering application to safety-related systems, nonvolatile and non rewritable FPGA which is impossible to be changed after once manufactured has been adopted in Toshiba FPGA-based system. The systems which Toshiba developed this time are Power range Monitor (PRM) and Trip Module (TM). These systems are compatible with the conventional analog-based systems and the CPU-based systems. Therefore, requested cost for upgrading will be minimized. Toshiba is planning to expand application of FPGA-based technology by adopting this development method to the other safety-related systems from now on.
Стилі APA, Harvard, Vancouver, ISO та ін.
5

Tian, Kanli, Hongcai Zhang, Kuihua Zhang, Chen Chen, and Wang Zhang. "Application of Data Acquisition System of AD9220 based on FPGA in Power Amplifier." In 2022 International Conference on Computers, Information Processing and Advanced Education (CIPAE). IEEE, 2022. http://dx.doi.org/10.1109/cipae55637.2022.00093.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
6

Yamauchi, Yugo, Kazusa Musha, and Hideharu Amano. "Implementing a large application(LSTM) on the multi-FPGA system: Flow-in-Cloud." In 2019 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS). IEEE, 2019. http://dx.doi.org/10.1109/coolchips.2019.8721333.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
7

Paulsson, Katarina, Michael Hubner, and Jurgen Becker. "Cost-and Power Optimized FPGA based System Integration: Methodologies and Integration of a Low-Power Capacity-based Measurement Application on Xilinx FPGAs." In 2008 Design, Automation and Test in Europe. IEEE, 2008. http://dx.doi.org/10.1109/date.2008.4484659.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
8

Qingsheng, Li, Long Jiahuan, Li Zhen, Yang Shunji, and Zheng Rongbo. "Multi-rate Real-time Simulation Method for Photovoltaic Power Generation System Based on FPGA." In 2022 IEEE International Power Electronics and Application Conference and Exposition (PEAC). IEEE, 2022. http://dx.doi.org/10.1109/peac56338.2022.9959458.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
9

Wang, Bin, Xiaocai He, Yingjie Jiang, Xinquan Lv, Zhimei Zhou, Chen Feng, and Xinzhou Dong. "Testing of Ethernet Function of Domestically-made FPGA Chip and Acquisition Board for the Application of Protective Relaying." In 2021 International Conference on Power System Technology (POWERCON). IEEE, 2021. http://dx.doi.org/10.1109/powercon53785.2021.9697514.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
10

Huimei Yuan, Mingke Bi, and Zongying Chen. "FPGA realization of reactive power measurement system based on FFT." In 2012 7th IEEE Conference on Industrial Electronics and Applications (ICIEA). IEEE, 2012. http://dx.doi.org/10.1109/iciea.2012.6361061.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.

Звіти організацій з теми "FPGA application in Power system"

1

Tseng, A. Vacuum Circuit Breaker for Power System Application. Office of Scientific and Technical Information (OSTI), June 2018. http://dx.doi.org/10.2172/1453926.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
2

Swindeman, R. W. Application of advanced austenitic alloys to fossil power system components. Office of Scientific and Technical Information (OSTI), June 1996. http://dx.doi.org/10.2172/450759.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
3

Byers, R. Application of RELAP4/MOD6 to analysis of solar-thermal power plants: control system modelling. Office of Scientific and Technical Information (OSTI), April 1986. http://dx.doi.org/10.2172/5554016.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
4

Snyder, Noah. Application of Heat Transfer Enhancement (HTE) System for Improved Efficiency of Power Plant Condensers. Office of Scientific and Technical Information (OSTI), January 2023. http://dx.doi.org/10.2172/1907938.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
5

Sudip K. Mazumder, Chuck McKintyre, Dan Herbison, Doug Nelson, Comas Haynes, Michael von Spakovsky, Joseph Hartvigsen, and S. Elangovan. AN INVESTIGATION TO RESOLVE THE INTERACTION BETWEEN FUEL CELL, POWER CONDITIONING SYSTEM AND APPLICATION LOADS. Office of Scientific and Technical Information (OSTI), November 2003. http://dx.doi.org/10.2172/895119.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
6

Sudip K. Mazumder. An Investigation to Resolve the Interaction Between Fuel Cell, Power Conditioning System and Application Loads. US: University Of Illinois, December 2005. http://dx.doi.org/10.2172/899235.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
7

Porter, D. PVMaT - OMNION Series 3000: Photovoltaic Power Conversion System for Utility Interconnected Application; Annual Report, May 1997 - February 1999. Office of Scientific and Technical Information (OSTI), September 2000. http://dx.doi.org/10.2172/783396.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
8

Sharp, T. R. Development and application of a high-speed, high-resolution data acquisition system for monitoring power at the service entrance to buildings. Office of Scientific and Technical Information (OSTI), February 1995. http://dx.doi.org/10.2172/34377.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
9

Liu, Kunlei, Heather Nikolic, Jesse Thompson, Reynolds Frimpong, Lisa Richburg, Keemia Abad, Saloni Bhatnagar, et al. Application of a Heat Integrated Post-combustion CO2 Capture System with Hitachi Advanced Solvent into Existing Coal-Fired Power Plant. Office of Scientific and Technical Information (OSTI), June 2020. http://dx.doi.org/10.2172/1635102.

Повний текст джерела
Стилі APA, Harvard, Vancouver, ISO та ін.
10

Gurieiev, Viktor, Yulii Kutsan, Anna Iatsyshyn, Andrii Iatsyshyn, Valeriia Kovach, Evgen Lysenko, Volodymyr Artemchuk, and Oleksandr Popov. Simulating Systems for Advanced Training and Professional Development of Energy Specialists in Power Sector. [б. в.], November 2020. http://dx.doi.org/10.31812/123456789/4456.

Повний текст джерела
Анотація:
The crisis of the system of professional development and personnel training in the energy sector exists not only in Ukraine but also all over the world. The article describes the concept of development and functioning of the industry system of personnel training in the energy sector of Ukraine. The importance of using modern web-oriented technologies to improve the skills of operational and dispatching personnel in the energy sector of Ukraine is substantiated. The meth- ods of distributed power system operating modes modelling are presented. De- velopment and software tools for the construction of distributed simulating sys- tems and particular features of cloud technologies application for the creation of a virtual training centers network in the energy sector, as well as the ways to automate the process of simulating scenarios development are described. The ex- perience of introducing remote training courses for energy specialists and remote web-based training simulators based on a comprehensive model of the energy system of Ukraine is presented. An important practical aspect of the research is the application of software and data support for the development of personnel key competencies in the energy sector for rapid recognition of accidents and, if necessary, accident management. This will allow them to acquire knowledge and practical skills to solve the problems of analysis, modelling, forecasting, and monitoring data visualization of large power systems operating modes.
Стилі APA, Harvard, Vancouver, ISO та ін.
Також вас можуть зацікавити розширені добірки на тему "FPGA application in Power system" для конкретних типів джерел:
Статті в журналах Дисертації Книги
Ми пропонуємо знижки на всі преміум-плани для авторів, чиї праці увійшли до тематичних добірок літератури. Зв'яжіться з нами, щоб отримати унікальний промокод!

До бібліографії