Добірка наукової літератури з теми "Assertion generation"
Оформте джерело за APA, MLA, Chicago, Harvard та іншими стилями
Ознайомтеся зі списками актуальних статей, книг, дисертацій, тез та інших наукових джерел на тему "Assertion generation".
Біля кожної праці в переліку літератури доступна кнопка «Додати до бібліографії». Скористайтеся нею – і ми автоматично оформимо бібліографічне посилання на обрану працю в потрібному вам стилі цитування: APA, MLA, «Гарвард», «Чикаго», «Ванкувер» тощо.
Також ви можете завантажити повний текст наукової публікації у форматі «.pdf» та прочитати онлайн анотацію до роботи, якщо відповідні параметри наявні в метаданих.
Статті в журналах з теми "Assertion generation"
Li, Pengyi, Jing Sun, and Hai Wang. "Formal Approach to Assertion-Based Code Generation." International Journal of Software Engineering and Knowledge Engineering 27, no. 09n10 (November 2017): 1637–62. http://dx.doi.org/10.1142/s0218194017400162.
Повний текст джерелаBoulé, M., J. S. Chenard, and Z. Zilic. "Debug enhancements in assertion-checker generation." IET Computers & Digital Techniques 1, no. 6 (2007): 669. http://dx.doi.org/10.1049/iet-cdt:20060209.
Повний текст джерелаWitharana, Hasini, Yangdi Lyu, and Prabhat Mishra. "Directed Test Generation for Activation of Security Assertions in RTL Models." ACM Transactions on Design Automation of Electronic Systems 26, no. 4 (April 2021): 1–28. http://dx.doi.org/10.1145/3441297.
Повний текст джерелаTong, Jason G., Marc Boulé, and Zeljko Zilic. "Test compaction techniques for assertion-based test generation." ACM Transactions on Design Automation of Electronic Systems 19, no. 1 (December 2013): 1–29. http://dx.doi.org/10.1145/2534397.
Повний текст джерелаKerpedjiev, Stephan. "Model-Driven, Assertion-Based Generation of Multimedia Weather Information." Bulletin of the American Meteorological Society 76, no. 10 (October 1995): 1791–800. http://dx.doi.org/10.1175/1520-0477(1995)076<1791:mdabgo>2.0.co;2.
Повний текст джерелаSalehi Fathabadi, Asieh, Mohammadsadegh Dalvandi, Michael Butler, and Bashir M. Al-Hashimi. "Verifying Cross-Layer Interactions Through Formal Model-Based Assertion Generation." IEEE Embedded Systems Letters 12, no. 3 (September 2020): 83–86. http://dx.doi.org/10.1109/les.2019.2955316.
Повний текст джерелаCrowley, Timothy J. "On the “Perceptible Bodies” at De Generatione et Corruptione II.1." Revista Archai, no. 27 (September 1, 2019): e2703. http://dx.doi.org/10.14195/1984-249x_27_3.
Повний текст джерелаPečiuliauskienė, Palmira. "The Structure of Interpersonal Communication Skills of the New Generation Senior School Students: The Case of Generations X and Z." Pedagogika 130, no. 2 (June 20, 2018): 116–30. http://dx.doi.org/10.15823/p.2018.26.
Повний текст джерелаBennett, Tyler James. "Second-Generation Semiology and Detotalization." Linguistic Frontiers 4, no. 2 (September 1, 2021): 44–53. http://dx.doi.org/10.2478/lf-2021-0010.
Повний текст джерелаHolt, Marilyn E., Kathleen F. Mittendorf, Michele LeNoue-Newton, Neha M. Jain, Ingrid Anderson, Christine M. Lovly, Travis Osterman, Christine Micheel, and Mia Levy. "My Cancer Genome: Coevolution of Precision Oncology and a Molecular Oncology Knowledgebase." JCO Clinical Cancer Informatics, no. 5 (September 2021): 995–1004. http://dx.doi.org/10.1200/cci.21.00084.
Повний текст джерелаДисертації з теми "Assertion generation"
Tong, Jason. "Providing an infrastructure for assertion-based test generation and GPU accelerated mutation testing." Thesis, McGill University, 2014. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=123078.
Повний текст джерелаLa vérification fonctionnelle de circuits numériques modernes comporte des défis sans fin dans l'industrie des circuits intégrés (CI). Alimentés par la demande continue d'intégration croissante, les efforts grandissants en vérification ne mènent pas toujours à des circuits sans erreur du premier coup. Une technologie émergente telle que la vérification par assertions peut aider à vérifier le bon fonctionnement des circuits numériques et peut être facilement intégrée aux méthodologies de vérification existantes. La simulation fonctionnelle représente toujours la méthode de vérification laplus répandue dans l'industrie, étant donné sa capacité à traiter des circuits plus volumineux. Les assertions peuvent être insérées dans un circuit et peuvent aussi servir comme repères de couverture, pour lesquels les tests d'entrée ont la responsabilité d'exercer le circuit évaluant ces assertions. L'efficacité de cette approche repose sur la qualité des tests, car de piètres tests peuvent empêcher une vérification complète. Cette thèse présente des techniques et algorithmes novateurs ayant pour but de produire des tests à partir des assertions. En raison des comportements qu'elles décrivent, les assertions représentent une source importante d'information permettant d'extraire des séries de tests fonctionnels, pouvant servir lors de la simulation. Un ensemble de métriques de couverture aide à produire des tests qui évaluent rigoureusement les assertions durant la simulation. Les ingénieurs en vérification peuvent ainsi utiliser ces tests pour effectuer des simulations efficaces dans le but de détecter et corriger des erreurs de conception. L'outil servant à générer des tests à partir des assertions qui a été développé fut évalué avec près de 300 assertions créées dans le but de vérifier le bon fonctionnement de plusieurs circuits industriels. Sur le plan des résultats, l'approche de génération de test proposée a été capable de produire des tests supplémentaires menant à une couverture de test améliorée comparativement à un générateur de test d'une autre équipe de recherche.Le test par mutation est une technique permettant d'évaluer la qualité des tests découlant des assertions. Les simulations de mutations exigent une grande puissance de calcul. Basés sur des processeurs graphiques (GPU), cette thèse présente aussi des algorithmes novateurs dans le domaine des tests par mutations. Sur une série de 10 circuits industriels, les résultats expérimentaux démontrent une amélioration importante de la performance de simulation comparativement à un outil commercial. Cette amélioration des performances est nécessaire étant donné l'accélération de calcul requise pour évaluer la qualité des tests lors de simulations de plusieurs mutations. Cela a un impact bénéfique dans la quête visant à améliorer la qualité des assertions, menant ultimement vers une vérification dynamique efficace de circuits numériques.
Mafi, Salote Christine Laumanukilupe. "Assertive communication by first- and second-generation Tongan employees in Australia /." [St. Lucia, Qld.], 2003. http://www.library.uq.edu.au/pdfserve.php?image=thesisabs/absthe17040.pdf.
Повний текст джерелаSiddiqui, Asher. "Capturing JUnit Behavior into Static Programs : Static Testing Framework." Thesis, Linnaeus University, School of Computer Science, Physics and Mathematics, 2010. http://urn.kb.se/resolve?urn=urn:nbn:se:lnu:diva-5510.
Повний текст джерелаIn this research paper, it evaluates the benefits achievable from static testing framework by analyzing and transforming the JUnit3.8 source code and static execution of transformed code. Static structure enables us to analyze the code statically during creation and execution of test cases. The concept of research is by now well established in static analysis and testing development. The research approach is also increasingly affecting the static testing process and such research oriented work has proved particularly valuable for those of us who want to understand the reflective behavior of JUnit3.8 Framework.
JUnit3.8 Framework uses Java Reflection API to invoke core functionality (test cases creation and execution) dynamically. However, Java Reflection API allows developers to access and modify structure and behavior of a program. Reflection provides flexible solution for creating test cases and controlling the execution of test cases. Java reflection helps to encapsulate test cases in a single object representing the test suite. It also helps to associate each test method with a test object. Where reflection is a powerful tool to perform potential operations, on the other hand, it limits static analysis. Static analysis tools often cannot work effectively with reflection.
In order to avoid the reflection, Static Testing Framework provides a static platform to analyze the JUnit3.8 source code and transform it into non-reflective version that emulates the dynamic behavior of JUnit3.8. The transformed source code has possible leverage to replace reflection with static code and does same things in an execution environment of Static Testing Framework that reflection does in JUnit3.8. More besides, the transformed code also enables execution environment of Static Testing Framework to run test methods statically. In order to measure the degree of efficiency, the implemented tool is evaluated. The evaluation of Static Testing Framework draws results for different Java projects and these statistical data is compared with JUnit3.8 results to measure the effectiveness of Static Testing Framework. As a result of evaluation, STF can be used for static creation and execution of test cases up to JUnit3.8 where test cases are not creating within a test class and where real definition of constructors is not required. These problems can be dealt as future work by introducing a middle layer to execute test fixtures for each test method and by generating test classes as per real definition of constructors.
GHASEMPOURI, TARA. "Improving ABV by generation and abstraction of PSL assertions." Doctoral thesis, 2016. http://hdl.handle.net/11562/939548.
Повний текст джерелаThe aim of this thesis is to provide efficient methodologies to improve ABV in three domains of generation, abstraction and qualification of PSL assertions. The main contributions of this thesis can be summarized as follows: 1- An automatic mining methodology has been proposed, for capturing behavioral descriptions of a system that can generate set of temporal assertions from execution traces. The approach is particularly suited for mining assertions that describes arithmetic relations between inputs and outputs according to a set of temporal patterns. In comparation with state of the art, assertion miner proposed in this methodology, generates a set of more compact and higher quality assertions. 2- An automatic abstraction methodology has been proposed to reuse assertions originally defined for a given RTL IP, to verify the corresponding TLM model. The methodology can be divided into two main phases, firstly, assertions synthesized into C++ methods and secondly, inserted in the TLM model. The results show that the methodology can abstract and reuse assertions from RTL to TLM and avoid redefinition of assertions which are already exist at RTL. 3- An automatic qualification methodology has been proposed to evaluate the quality of assertions to measure the interestingness of assertions. The approach re-adapts metrics from data mining to measure the quality of assertions based on its activation frequency during simulation runs and the correlation between antecedent and consequent. Experimental result depicts the proposed methodology provides a better estimation of assertions interestingness.
Shih-Kuei, Wei. "Automatic Multi-Cycle Path Assertion Property Generation in VLSI Designs." 2006. http://www.cetd.com.tw/ec/thesisdetail.aspx?etdun=U0001-2407200613513900.
Повний текст джерелаWei, Shih-Kuei, and 魏士貴. "Automatic Multi-Cycle Path Assertion Property Generation in VLSI Designs." Thesis, 2006. http://ndltd.ncl.edu.tw/handle/76943192905263562864.
Повний текст джерела國立臺灣大學
電子工程學研究所
94
In this thesis, we proposed an effective method to verify the multi-cycle paths in a gate-level design with the SDC (Synopsis Design Constraint) timing constraints in the design setup file. We analyzed the usage of multi-cycle paths, and summarized it into several types of multi-cycle path structures. Based on the different types of multi-cycle path structures, we generated the assertion properties for them in the format of SystemVerilog assertions. The assertion properties define the behavior of the multi-cycle paths in the design, and they can be used as checkers in the dynamic simulation tool to verify the multi-cycle path timing constraints. In the experiment result, we showed some examples to illustrate the procedure of our approach.
Danese, Alessandro. "System-level functional and extra-functional characterization of SoCs through assertion mining." Doctoral thesis, 2018. http://hdl.handle.net/11562/979447.
Повний текст джерелаКниги з теми "Assertion generation"
Boulé, Marc, and Zeljko Zilic. Generating Hardware Assertion Checkers. Dordrecht: Springer Netherlands, 2008. http://dx.doi.org/10.1007/978-1-4020-8586-4.
Повний текст джерелаZeljko, Zilic, and SpringerLink (Online service), eds. Generating Hardware Assertion Checkers: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring. Dordrecht: Springer Science + Business Media B.V, 2008.
Знайти повний текст джерелаGeneration me: Why today's young Americans are more confident, assertive, entitled-and more miserable-than ever before. New York , N.Y: Free Press, 2006.
Знайти повний текст джерелаTwenge, Jean M. Generation me: Why today's young Americans are more confident, assertive, entitled-and more miserable-than ever before. New York, NY: Free Press, 2006.
Знайти повний текст джерелаZilic, Zeljko, and Marc Boulé. Generating Hardware Assertion Checkers. Springer, 2008.
Знайти повний текст джерелаKnox, Philip. The Romance of the Rose and the Making of Fourteenth-Century English Literature. Oxford University Press, 2022. http://dx.doi.org/10.1093/oso/9780192847171.001.0001.
Повний текст джерелаZilic, Zeljko, and Marc Boulé. Generating Hardware Assertion Checkers: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring. Springer, 2010.
Знайти повний текст джерелаGeneration Me: Why Today's Young Americans Are More Confident, Assertive, Entitled--and More Miserable Than Ever Before. Free Press, 2007.
Знайти повний текст джерелаGeneration me: Why today's young Americans are more confident, assertive, entitled--and more miserable than ever before. Atria Books, 2014.
Знайти повний текст джерелаTwenge, Jean M. Generation Me - Revised and Updated: Why Today's Young Americans Are More Confident, Assertive, Entitled--And More Miserable Than Ever Before. Free Press, 2006.
Знайти повний текст джерелаЧастини книг з теми "Assertion generation"
H. Pham, Long, Ly Ly Tran Thi, and Jun Sun. "Assertion Generation Through Active Learning." In Formal Methods and Software Engineering, 174–91. Cham: Springer International Publishing, 2017. http://dx.doi.org/10.1007/978-3-319-68690-5_11.
Повний текст джерелаWessendorf, Susanne. "Who Do You Hang Out With? Peer Group Association and Cultural Assertion among Second-Generation Italians in Switzerland." In Jugend, Zugehörigkeit und Migration, 113–29. Wiesbaden: VS Verlag für Sozialwissenschaften, 2010. http://dx.doi.org/10.1007/978-3-531-92145-7_6.
Повний текст джерелаRotter, Anita, and Erol Yildiz. "Opening up Localities to the Wider World and the Postmigrant Generation: New Forms of Resistance and Self-Assertion." In Youth Cultures in a Globalized World, 173–91. Cham: Springer International Publishing, 2021. http://dx.doi.org/10.1007/978-3-030-65177-0_11.
Повний текст джерелаBjørner, Nikolaj, Anca Browne, and Zohar Manna. "Automatic generation of invariants and intermediate assertions." In Principles and Practice of Constraint Programming — CP '95, 589–623. Berlin, Heidelberg: Springer Berlin Heidelberg, 1995. http://dx.doi.org/10.1007/3-540-60299-2_37.
Повний текст джерелаCaballero, Rafael, Manuel Montenegro, Herbert Kuchen, and Vincent von Hof. "Checking Java Assertions Using Automated Test-Case Generation." In Logic-Based Program Synthesis and Transformation, 221–26. Cham: Springer International Publishing, 2015. http://dx.doi.org/10.1007/978-3-319-27436-2_13.
Повний текст джерелаBulles, John, Ralph Mak, and Diederik Dulfer. "Proof of Concept on Time Travelling and Assertions Generating an Assertions Administration Using FBM." In On the Move to Meaningful Internet Systems: OTM 2018 Workshops, 67–76. Cham: Springer International Publishing, 2019. http://dx.doi.org/10.1007/978-3-030-11683-5_7.
Повний текст джерелаNeto, Luís Eufrasio T., Vânia Maria P. Vidal, Marco A. Casanova, and José Maria Monteiro. "R2RML by Assertion: A Semi-automatic Tool for Generating Customised R2RML Mappings." In Advanced Information Systems Engineering, 248–52. Berlin, Heidelberg: Springer Berlin Heidelberg, 2013. http://dx.doi.org/10.1007/978-3-642-41242-4_33.
Повний текст джерелаHagiya, Masami, Kosuke Fukuda, Yoshinori Tanabe, and Toshinori Saito. "Automatically Generating Programming Questions Corresponding to Rubrics Using Assertions and Invariants." In Sustainable ICT, Education and Learning, 89–98. Cham: Springer International Publishing, 2019. http://dx.doi.org/10.1007/978-3-030-28764-1_11.
Повний текст джерелаDanese, Alessandro, Francesca Filini, Tara Ghasempouri, and Graziano Pravadelli. "Automatic Generation and Qualification of Assertions on Control Signals: A Time Window-Based Approach." In VLSI-SoC: Design for Reliability, Security, and Low Power, 193–221. Cham: Springer International Publishing, 2016. http://dx.doi.org/10.1007/978-3-319-46097-0_10.
Повний текст джерелаMoiseev, Rodion, Shinpei Hayashi, and Motoshi Saeki. "Generating Assertion Code from OCL: A Transformational Approach Based on Similarities of Implementation Languages." In Model Driven Engineering Languages and Systems, 650–64. Berlin, Heidelberg: Springer Berlin Heidelberg, 2009. http://dx.doi.org/10.1007/978-3-642-04425-0_52.
Повний текст джерелаТези доповідей конференцій з теми "Assertion generation"
Pham, Long H., Ly Ly Tran Thi, and Jun Sun. "Assertion Generation through Active Learning." In 2017 IEEE/ACM 39th International Conference on Software Engineering (ICSE). IEEE, 2017. http://dx.doi.org/10.1109/icse-c.2017.87.
Повний текст джерелаZeng, Fanping, Chaoqiang Deng, and Yuan Yuan. "Assertion-Directed Test Case Generation." In 2012 4th World Congress on Software Engineering (WCSE). IEEE, 2012. http://dx.doi.org/10.1109/wcse.2012.16.
Повний текст джерелаTong, Jason G., Marc Boule, and Zeljko Zilic. "Assertion clustering for compacted test sequence generation." In 2012 13th International Symposium on Quality Electronic Design (ISQED 2012). IEEE, 2012. http://dx.doi.org/10.1109/isqed.2012.6187567.
Повний текст джерелаFrederiksen, Steven J., John Aromando, and Michael S. Hsiao. "Automated Assertion Generation from Natural Language Specifications." In 2020 IEEE International Test Conference (ITC). IEEE, 2020. http://dx.doi.org/10.1109/itc44778.2020.9325264.
Повний текст джерелаWenzl, Matthias, Peter Roessler, and Andreas Puhm. "Checking Application Level Properties Using Assertion Synthesis." In ASME 2019 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference. American Society of Mechanical Engineers, 2019. http://dx.doi.org/10.1115/detc2019-97950.
Повний текст джерелаKeszocze, Oliver, and Ian G. Harris. "Chatbot-based assertion generation from natural language specifications." In 2019 Forum for Specification and Design Languages (FDL). IEEE, 2019. http://dx.doi.org/10.1109/fdl.2019.8876925.
Повний текст джерелаWang, Cong, Hao Sun, Yiwen Xu, Yu Jiang, Huafeng Zhang, and Ming Gu. "Go-Sanitizer: Bug-Oriented Assertion Generation for Golang." In 2019 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE, 2019. http://dx.doi.org/10.1109/issrew.2019.00039.
Повний текст джерелаHu, A. J., J. Cases, and Jin Yang. "Efficient generation of monitor circuits for GSTE assertion graphs." In ICCAD-2003. International Conference on Computer Aided Design. IEEE, 2003. http://dx.doi.org/10.1109/iccad.2003.159685.
Повний текст джерелаPiccolboni, Luca, and Graziano Pravadelli. "Simplified stimuli generation for scenario and assertion based verification." In 2014 15th Latin American Test Workshop - LATW. IEEE, 2014. http://dx.doi.org/10.1109/latw.2014.6841904.
Повний текст джерелаPierre, Laurence. "Towards a toolchain for assertion-driven test sequence generation." In 2015 Forum on Specification and Design Languages (FDL). IEEE, 2015. http://dx.doi.org/10.1109/fdl.2015.7306354.
Повний текст джерела