Статті в журналах з теми "Reconfigurable Hardware Accelerator"
Оформте джерело за APA, MLA, Chicago, Harvard та іншими стилями
Ознайомтеся з топ-50 статей у журналах для дослідження на тему "Reconfigurable Hardware Accelerator".
Біля кожної праці в переліку літератури доступна кнопка «Додати до бібліографії». Скористайтеся нею – і ми автоматично оформимо бібліографічне посилання на обрану працю в потрібному вам стилі цитування: APA, MLA, «Гарвард», «Чикаго», «Ванкувер» тощо.
Також ви можете завантажити повний текст наукової публікації у форматі «.pdf» та прочитати онлайн анотацію до роботи, якщо відповідні параметри наявні в метаданих.
Переглядайте статті в журналах для різних дисциплін та оформлюйте правильно вашу бібліографію.
Xiong, Hao, Kelin Sun, Bing Zhang, Jingchuan Yang, and Huiping Xu. "Deep-Sea: A Reconfigurable Accelerator for Classic CNN." Wireless Communications and Mobile Computing 2022 (February 2, 2022): 1–23. http://dx.doi.org/10.1155/2022/4726652.
Повний текст джерелаAn, Fubang, Lingli Wang, and Xuegong Zhou. "A High Performance Reconfigurable Hardware Architecture for Lightweight Convolutional Neural Network." Electronics 12, no. 13 (June 27, 2023): 2847. http://dx.doi.org/10.3390/electronics12132847.
Повний текст джерелаNakasato, N., T. Hamada, and T. Fukushige. "Galaxy Evolution with Reconfigurable Hardware Accelerator." EAS Publications Series 24 (2007): 291–92. http://dx.doi.org/10.1051/eas:2007043.
Повний текст джерелаEbrahim, Ali. "Finding the Top-K Heavy Hitters in Data Streams: A Reconfigurable Accelerator Based on an FPGA-Optimized Algorithm." Electronics 12, no. 11 (May 24, 2023): 2376. http://dx.doi.org/10.3390/electronics12112376.
Повний текст джерелаZhang, Xvpeng, Bingqiang Liu, Yaqi Zhao, Xiaoyu Hu, Zixuan Shen, Zhaoxia Zheng, Zhenglin Liu, et al. "Design and Analysis of Area and Energy Efficient Reconfigurable Cryptographic Accelerator for Securing IoT Devices." Sensors 22, no. 23 (November 25, 2022): 9160. http://dx.doi.org/10.3390/s22239160.
Повний текст джерелаMilik, Adam, and Andrzej Pułka. "The Reconfigurable Hardware Accelerator for Searching Genome Patterns." IFAC Proceedings Volumes 42, no. 1 (2009): 33–38. http://dx.doi.org/10.3182/20090210-3-cz-4002.00010.
Повний текст джерелаIbrahim, Atef, Hamed Elsimary, Abdullah Aljumah, and Fayez Gebali. "Reconfigurable Hardware Accelerator for Profile Hidden Markov Models." Arabian Journal for Science and Engineering 41, no. 8 (May 18, 2016): 3267–77. http://dx.doi.org/10.1007/s13369-016-2162-y.
Повний текст джерелаVranjkovic, Vuk, Predrag Teodorovic, and Rastislav Struharik. "Universal Reconfigurable Hardware Accelerator for Sparse Machine Learning Predictive Models." Electronics 11, no. 8 (April 8, 2022): 1178. http://dx.doi.org/10.3390/electronics11081178.
Повний текст джерелаSchumacher, Tobias, Tim Süß, Christian Plessl, and Marco Platzner. "FPGA Acceleration of Communication-Bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study." International Journal of Reconfigurable Computing 2011 (2011): 1–11. http://dx.doi.org/10.1155/2011/760954.
Повний текст джерелаPérez, Ignacio, and Miguel Figueroa. "A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems." Sensors 21, no. 8 (April 9, 2021): 2637. http://dx.doi.org/10.3390/s21082637.
Повний текст джерелаShi, Kaisheng, Mingwei Wang, Xin Tan, Qianghua Li, and Tao Lei. "Efficient Dynamic Reconfigurable CNN Accelerator for Edge Intelligence Computing on FPGA." Information 14, no. 3 (March 20, 2023): 194. http://dx.doi.org/10.3390/info14030194.
Повний текст джерелаMelnyk, Viktor A., and Vladyslav V. Hamolia. "Investigation of reconfigurable hardware platforms for 5G protocol stack functions acceleration." Applied Aspects of Information Technology 6, no. 1 (April 10, 2023): 84–99. http://dx.doi.org/10.15276/aait.06.2023.7.
Повний текст джерелаFerianc, Martin, Hongxiang Fan, Divyansh Manocha, Hongyu Zhou, Shuanglong Liu, Xinyu Niu, and Wayne Luk. "Improving Performance Estimation for Design Space Exploration for Convolutional Neural Network Accelerators." Electronics 10, no. 4 (February 23, 2021): 520. http://dx.doi.org/10.3390/electronics10040520.
Повний текст джерелаIrmak, Hasan, Federico Corradi, Paul Detterer, Nikolaos Alachiotis, and Daniel Ziener. "A Dynamic Reconfigurable Architecture for Hybrid Spiking and Convolutional FPGA-Based Neural Network Designs." Journal of Low Power Electronics and Applications 11, no. 3 (August 17, 2021): 32. http://dx.doi.org/10.3390/jlpea11030032.
Повний текст джерелаHuang, Xiaoying, Zhichuan Guo, Mangu Song, and Yunfei Guo. "AccelSDP: A Reconfigurable Accelerator for Software Data Plane Based on FPGA SmartNIC." Electronics 10, no. 16 (August 11, 2021): 1927. http://dx.doi.org/10.3390/electronics10161927.
Повний текст джерелаDondo Gazzano, Julio, Francisco Sanchez Molina, Fernando Rincon, and Juan Carlos López. "Integrating Reconfigurable Hardware-Based Grid for High Performance Computing." Scientific World Journal 2015 (2015): 1–19. http://dx.doi.org/10.1155/2015/272536.
Повний текст джерелаKuznar, Damian, Robert Szczygiel, Piotr Maj, and Anna Kozioł. "Design of artificial neural network hardware accelerator." Journal of Instrumentation 18, no. 04 (April 1, 2023): C04013. http://dx.doi.org/10.1088/1748-0221/18/04/c04013.
Повний текст джерелаZamacola, Rafael, Andrés Otero, and Eduardo de la Torre. "Multi-grain reconfigurable and scalable overlays for hardware accelerator composition." Journal of Systems Architecture 121 (December 2021): 102302. http://dx.doi.org/10.1016/j.sysarc.2021.102302.
Повний текст джерелаBabecki, Christopher, Wenchao Qian, Somnath Paul, Robert Karam, and Swarup Bhunia. "An Embedded Memory-Centric Reconfigurable Hardware Accelerator for Security Applications." IEEE Transactions on Computers 65, no. 10 (October 1, 2016): 3196–202. http://dx.doi.org/10.1109/tc.2015.2512858.
Повний текст джерелаKang, Sungho, Youngmin Hur, and Stephen A. Szygenda. "A Hardware Accelerator for Fault Simulation Utilizing a Reconfigurable Array Architecture." VLSI Design 4, no. 2 (January 1, 1996): 119–33. http://dx.doi.org/10.1155/1996/60318.
Повний текст джерелаLeon, Vasileios, Spyridon Mouselinos, Konstantina Koliogeorgi, Sotirios Xydis, Dimitrios Soudris, and Kiamal Pekmestzi. "A TensorFlow Extension Framework for Optimized Generation of Hardware CNN Inference Engines." Technologies 8, no. 1 (January 13, 2020): 6. http://dx.doi.org/10.3390/technologies8010006.
Повний текст джерелаCho, Jaechan, Yongchul Jung, Seongjoo Lee, and Yunho Jung. "Reconfigurable Binary Neural Network Accelerator with Adaptive Parallelism Scheme." Electronics 10, no. 3 (January 20, 2021): 230. http://dx.doi.org/10.3390/electronics10030230.
Повний текст джерелаManjith B.C. and Ramasubramanian N. "Securing AES Accelerator from Key-Leaking Trojans on FPGA." International Journal of Embedded and Real-Time Communication Systems 11, no. 3 (July 2020): 84–105. http://dx.doi.org/10.4018/ijertcs.2020070105.
Повний текст джерелаTahir, Ahsen, Gordon Morison, Dawn A. Skelton, and Ryan M. Gibson. "Hardware/Software Co-Design of Fractal Features Based Fall Detection System." Sensors 20, no. 8 (April 18, 2020): 2322. http://dx.doi.org/10.3390/s20082322.
Повний текст джерелаGowda, Kavitha Malali Vishveshwarappa, Sowmya Madhavan, Stefano Rinaldi, Parameshachari Bidare Divakarachari, and Anitha Atmakur. "FPGA-Based Reconfigurable Convolutional Neural Network Accelerator Using Sparse and Convolutional Optimization." Electronics 11, no. 10 (May 22, 2022): 1653. http://dx.doi.org/10.3390/electronics11101653.
Повний текст джерелаChen, Hui, Kai Chen, Kaifeng Cheng, Qinyu Chen, Yuxiang Fu, and Li Li. "An Efficient Hardware Accelerator for the MUSIC Algorithm." Electronics 8, no. 5 (May 8, 2019): 511. http://dx.doi.org/10.3390/electronics8050511.
Повний текст джерелаLu, Anni, Xiaochen Peng, Yandong Luo, Shanshi Huang, and Shimeng Yu. "A Runtime Reconfigurable Design of Compute-in-Memory–Based Hardware Accelerator for Deep Learning Inference." ACM Transactions on Design Automation of Electronic Systems 26, no. 6 (June 28, 2021): 1–18. http://dx.doi.org/10.1145/3460436.
Повний текст джерелаLiu, Bing, Danyin Zou, Lei Feng, Shou Feng, Ping Fu, and Junbao Li. "An FPGA-Based CNN Accelerator Integrating Depthwise Separable Convolution." Electronics 8, no. 3 (March 3, 2019): 281. http://dx.doi.org/10.3390/electronics8030281.
Повний текст джерелаYan, Tianwei, Ning Zhang, Jie Li, Wenchao Liu, and He Chen. "Automatic Deployment of Convolutional Neural Networks on FPGA for Spaceborne Remote Sensing Application." Remote Sensing 14, no. 13 (June 29, 2022): 3130. http://dx.doi.org/10.3390/rs14133130.
Повний текст джерелаIBRAHIM, Atef, Hamed ELSIMARY, and Abdullah ALJUMAH. "Novel Reconfigurable Hardware Accelerator for Protein Sequence Alignment Using Smith-Waterman Algorithm." IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E99.A, no. 3 (2016): 683–90. http://dx.doi.org/10.1587/transfun.e99.a.683.
Повний текст джерелаMüller, Jan, Dirk Fimmel, Renate Merker, and Rainer Schaffer. "A Hardware–Software System for Tomographic Reconstruction." Journal of Circuits, Systems and Computers 12, no. 02 (April 2003): 203–29. http://dx.doi.org/10.1142/s021812660300074x.
Повний текст джерелаBarrios, Yubal, Alfonso Rodríguez, Antonio Sánchez, Arturo Pérez, Sebastián López, Andrés Otero, Eduardo de la Torre, and Roberto Sarmiento. "Lossy Hyperspectral Image Compression on a Reconfigurable and Fault-Tolerant FPGA-Based Adaptive Computing Platform." Electronics 9, no. 10 (September 26, 2020): 1576. http://dx.doi.org/10.3390/electronics9101576.
Повний текст джерелаRashid, Muhammad, Omar S. Sonbul, Muhammad Yousuf Irfan Zia, Muhammad Arif, Asher Sajid, and Saud S. Alotaibi. "Throughput/Area-Efficient Accelerator of Elliptic Curve Point Multiplication over GF(2233) on FPGA." Electronics 12, no. 17 (August 26, 2023): 3611. http://dx.doi.org/10.3390/electronics12173611.
Повний текст джерелаTan, Yonghao, Mengying Sun, Huanshihong Deng, Haihan Wu, Minghao Zhou, Yifei Chen, Zhuo Yu, et al. "A Reconfigurable Visual–Inertial Odometry Accelerated Core with High Area and Energy Efficiency for Autonomous Mobile Robots." Sensors 22, no. 19 (October 9, 2022): 7669. http://dx.doi.org/10.3390/s22197669.
Повний текст джерелаA, Sasikumar, Logesh Ravi, Ketan Kotecha, Indragandhi V, and Subramaniyaswamy V. "Reconfigurable and hardware efficient adaptive quantization model-based accelerator for binarized neural network." Computers and Electrical Engineering 102 (September 2022): 108302. http://dx.doi.org/10.1016/j.compeleceng.2022.108302.
Повний текст джерелаGuo, Shuaizhi, Tianqi Wang, Linfeng Tao, Teng Tian, Zikun Xiang, and Xi Jin. "RP-Ring: A Heterogeneous Multi-FPGA Accelerator." International Journal of Reconfigurable Computing 2018 (2018): 1–14. http://dx.doi.org/10.1155/2018/6784319.
Повний текст джерелаGhani, Arfan, Rawad Hodeify, Chan H. See, Simeon Keates, Dah-Jye Lee, and Ahmed Bouridane. "Computer Vision-Based Kidney’s (HK-2) Damaged Cells Classification with Reconfigurable Hardware Accelerator (FPGA)." Electronics 11, no. 24 (December 19, 2022): 4234. http://dx.doi.org/10.3390/electronics11244234.
Повний текст джерелаSestito, Cristian, Fanny Spagnolo, and Stefania Perri. "Design of Flexible Hardware Accelerators for Image Convolutions and Transposed Convolutions." Journal of Imaging 7, no. 10 (October 12, 2021): 210. http://dx.doi.org/10.3390/jimaging7100210.
Повний текст джерелаKalomiros, John, and John Lygouras. "Robotic Mapping and Localization with Real-Time Dense Stereo on Reconfigurable Hardware." International Journal of Reconfigurable Computing 2010 (2010): 1–17. http://dx.doi.org/10.1155/2010/480208.
Повний текст джерелаZhang, Peiheng. "An Implementation of Reconfigurable Computing Accelerator Card Oriented Bioinformatics." Journal of Computer Research and Development 42, no. 6 (2005): 930. http://dx.doi.org/10.1360/crad20050605.
Повний текст джерелаChen, Yupeng, Bertil Schmidt, and Douglas L. Maskell. "Reconfigurable Accelerator for the Word-Matching Stage of BLASTN." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21, no. 4 (April 2013): 659–69. http://dx.doi.org/10.1109/tvlsi.2012.2196060.
Повний текст джерелаKurdi, Aous H., Janos L. Grantner, and Ikhlas M. Abdel-Qader. "Fuzzy Logic Based Hardware Accelerator with Partially Reconfigurable Defuzzification Stage for Image Edge Detection." International Journal of Reconfigurable Computing 2017 (2017): 1–13. http://dx.doi.org/10.1155/2017/1325493.
Повний текст джерелаSugiarto, Indar, Cristian Axenie, and Jörg Conradt. "FPGA-Based Hardware Accelerator for an Embedded Factor Graph with Configurable Optimization." Journal of Circuits, Systems and Computers 28, no. 02 (November 12, 2018): 1950031. http://dx.doi.org/10.1142/s0218126619500312.
Повний текст джерелаYazdani, Samar, Joël Cambonie, and Bernard Pottier. "Coordinated concurrent memory accesses on a reconfigurable multimedia accelerator." Microprocessors and Microsystems 33, no. 1 (February 2009): 13–23. http://dx.doi.org/10.1016/j.micpro.2008.08.005.
Повний текст джерелаSchmitt, Christian, Moritz Schmid, Sebastian Kuckuk, Harald Köstler, Jürgen Teich, and Frank Hannig. "Reconfigurable Hardware Generation of Multigrid Solvers with Conjugate Gradient Coarse-Grid Solution." Parallel Processing Letters 28, no. 04 (December 2018): 1850016. http://dx.doi.org/10.1142/s0129626418500160.
Повний текст джерелаLopes, Alba, and Monica Pereira. "Fast DSE of reconfigurable accelerator systems via ensemble machine learning." Analog Integrated Circuits and Signal Processing 108, no. 3 (May 28, 2021): 495–509. http://dx.doi.org/10.1007/s10470-021-01885-0.
Повний текст джерелаYang, Ruiheng, Zhikun Chen, Bin’an Wang, Yunfei Guo, and Lingtong Hu. "A Lightweight Detection Method for Remote Sensing Images and Its Energy-Efficient Accelerator on Edge Devices." Sensors 23, no. 14 (July 18, 2023): 6497. http://dx.doi.org/10.3390/s23146497.
Повний текст джерелаMehdipour, Farhad, Hiroaki Honda, Koji Inoue, Hiroshi Kataoka, and Kazuaki Murakami. "A design scheme for a reconfigurable accelerator implemented by single-flux quantum circuits." Journal of Systems Architecture 57, no. 1 (January 2011): 169–79. http://dx.doi.org/10.1016/j.sysarc.2010.07.009.
Повний текст джерелаChien, Shao-Yi, and Liang-Gee Chen. "Reconfigurable Morphological Image Processing Accelerator for Video Object Segmentation." Journal of Signal Processing Systems 62, no. 1 (November 18, 2008): 77–96. http://dx.doi.org/10.1007/s11265-008-0311-6.
Повний текст джерелаTan, Cheng, Chenhao Xie, Tong Geng, Andres Marquez, Antonino Tumeo, Kevin Barker, and Ang Li. "ARENA: Asynchronous Reconfigurable Accelerator Ring to Enable Data-Centric Parallel Computing." IEEE Transactions on Parallel and Distributed Systems 32, no. 12 (December 1, 2021): 2880–92. http://dx.doi.org/10.1109/tpds.2021.3081074.
Повний текст джерела