Статті в журналах з теми "Nonbinary low-density parity check (LDPC) decoder"
Оформте джерело за APA, MLA, Chicago, Harvard та іншими стилями
Ознайомтеся з топ-50 статей у журналах для дослідження на тему "Nonbinary low-density parity check (LDPC) decoder".
Біля кожної праці в переліку літератури доступна кнопка «Додати до бібліографії». Скористайтеся нею – і ми автоматично оформимо бібліографічне посилання на обрану працю в потрібному вам стилі цитування: APA, MLA, «Гарвард», «Чикаго», «Ванкувер» тощо.
Також ви можете завантажити повний текст наукової публікації у форматі «.pdf» та прочитати онлайн анотацію до роботи, якщо відповідні параметри наявні в метаданих.
Переглядайте статті в журналах для різних дисциплін та оформлюйте правильно вашу бібліографію.
Ramachandran, Varatharajan. "An Efficient VLSI Architecture for Nonbinary LDPC Decoder with Adaptive Message Control." International Journal of Reconfigurable and Embedded Systems (IJRES) 4, no. 1 (March 1, 2015): 6. http://dx.doi.org/10.11591/ijres.v4.i1.pp6-12.
Повний текст джерелаDinh, The Cuong, Huyen Pham Thi, Hung Dao Tuan, and Nghia Pham Xuan. "ONE-MINIUM-ONLY BASIC-SET TRELLIS MIN-MAX DECODER ARCHITECTURE FOR NONBINARY LDPC CODE." Journal of Computer Science and Cybernetics 37, no. 2 (May 31, 2021): 91–106. http://dx.doi.org/10.15625/1813-9663/37/2/15917.
Повний текст джерелаPham, Huyen Thi, Hung Tuan Dao, and Nghia Xuan Pham. "Simplified Variable Node Unit Architecture for Nonbinary LDPC Decoder." Journal of Science and Technology on Information security 9, no. 01 (April 9, 2020): 12–19. http://dx.doi.org/10.54654/isj.v9i01.36.
Повний текст джерелаRevathy, M., and R. Saravanan. "A Low-Complexity Euclidean Orthogonal LDPC Architecture for Low Power Applications." Scientific World Journal 2015 (2015): 1–8. http://dx.doi.org/10.1155/2015/327357.
Повний текст джерелаSułek, W. "Pipeline processing in low-density parity-check codes hardware decoder." Bulletin of the Polish Academy of Sciences: Technical Sciences 59, no. 2 (June 1, 2011): 149–55. http://dx.doi.org/10.2478/v10175-011-0019-9.
Повний текст джерелаAli Jassim, Amjad, Wael A. Hadi., and Muhanned Ismael Ibrahim Al-Firas. "Serially Concatenated Low-density Parity Check Codes as Compatible Pairs." International Journal of Engineering & Technology 7, no. 4.15 (October 7, 2018): 301. http://dx.doi.org/10.14419/ijet.v7i4.15.23013.
Повний текст джерелаKuc, Mateusz, Wojciech Sułek, and Dariusz Kania. "Low Power QC-LDPC Decoder Based on Token Ring Architecture." Energies 13, no. 23 (November 30, 2020): 6310. http://dx.doi.org/10.3390/en13236310.
Повний текст джерелаHao, Ning, Yang An Zhang, Jin Nan Zhang, Ming Lun Zhang, and Xue Guang Yuan. "An Application of LDPC Code for Wireless Coherent-Light Commutation in Atmospheric Channel." Applied Mechanics and Materials 347-350 (August 2013): 1864–67. http://dx.doi.org/10.4028/www.scientific.net/amm.347-350.1864.
Повний текст джерелаLin, Cheng-Hung, Tzu-Hsuan Huang, Shu-Yen Lin, and Yu-Hsuan Lee. "Design and Implementation of Operation-Reduced LDPC Decoder Based on a Check Node Stopping Scheme." Journal of Circuits, Systems and Computers 26, no. 02 (November 3, 2016): 1750028. http://dx.doi.org/10.1142/s0218126617500281.
Повний текст джерелаMishra, Rajarshini. "Design of Quasi-Cyclic Low Density Parity Check Decoder Using Optimized Min-Sum Algorithm." International Journal Of Engineering And Computer Science 7, no. 03 (March 26, 2018): 23781–84. http://dx.doi.org/10.18535//ijecs/v7i3.21.
Повний текст джерелаEl habti El idrissi, Anas, Rachid El Gouri, and Hlou Laamari. "Conception of a new LDPC decoder with hardware implementation on FPGA card." International Journal of Engineering & Technology 3, no. 4 (September 18, 2014): 451. http://dx.doi.org/10.14419/ijet.v3i4.3185.
Повний текст джерелаKhittiwitchayakul, Sirawit, Watid Phakphisut, and Pornchai Supnithi. "Associated Sectors of Magnetic Recording Systems Using Spatially Coupled LDPC Codes." ECTI Transactions on Electrical Engineering, Electronics, and Communications 20, no. 1 (February 18, 2022): 10–21. http://dx.doi.org/10.37936/ecti-eec.2022201.246094.
Повний текст джерелаCai, Fang, and Xinmiao Zhang. "Relaxed Min-Max Decoder Architectures for Nonbinary Low-Density Parity-Check Codes." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21, no. 11 (November 2013): 2010–23. http://dx.doi.org/10.1109/tvlsi.2012.2226920.
Повний текст джерелаMao, Yun, Ying Guo, Jun Peng, Xueqin Jiang, and Moon Ho Lee. "Double-Layer Low-Density Parity-Check Codes over Multiple-Input Multiple-Output Channels." International Journal of Antennas and Propagation 2012 (2012): 1–6. http://dx.doi.org/10.1155/2012/716313.
Повний текст джерелаAwais, Muhammad, and Carlo Condo. "Flexible LDPC Decoder Architectures." VLSI Design 2012 (June 26, 2012): 1–16. http://dx.doi.org/10.1155/2012/730835.
Повний текст джерелаThuan. "IMPLEMENTATION OF SOME DECODING ALGORITHMS FOR NB-LDPC CODES ON FPGA." Journal of Military Science and Technology, no. 69A (November 16, 2020): 1–10. http://dx.doi.org/10.54939/1859-1043.j.mst.69a.2020.1-10.
Повний текст джерелаAnbuselvi, M., P. Saravanan, and S. Joseph Gladwin. "Analysis of a Code Construction Method for Non-Binary Quasi-Cyclic Irregular Low Density Parity Check Decoder." Journal of Computational and Theoretical Nanoscience 15, no. 2 (February 1, 2018): 719–24. http://dx.doi.org/10.1166/jctn.2018.7151.
Повний текст джерелаYao, Chang-Kun, Yun-Ching Tang, and Hongchin Lin. "Energy-Efficient and Area-Efficient QC-LDPC with RS Decoders Using 2M-LMSA." Journal of Circuits, Systems and Computers 24, no. 02 (November 27, 2014): 1550026. http://dx.doi.org/10.1142/s0218126615500267.
Повний текст джерелаLacruz, Jesus O., Francisco Garcia-Herrero, David Declercq, and Javier Valls. "Simplified Trellis Min–Max Decoder Architecture for Nonbinary Low-Density Parity-Check Codes." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23, no. 9 (September 2015): 1783–92. http://dx.doi.org/10.1109/tvlsi.2014.2344113.
Повний текст джерелаThi Bao Nguyen, Tram, Tuy Nguyen Tan, and Hanho Lee. "Low-Complexity High-Throughput QC-LDPC Decoder for 5G New Radio Wireless Communication." Electronics 10, no. 4 (February 22, 2021): 516. http://dx.doi.org/10.3390/electronics10040516.
Повний текст джерелаWang, Zhong-xun, Yang Xi, and Zhan-kai Bao. "Nonbinary Low-Density Parity Check Decoding Algorithm Research-Based Majority Logic Decoding." International Journal of Pattern Recognition and Artificial Intelligence 34, no. 12 (March 20, 2020): 2058016. http://dx.doi.org/10.1142/s0218001420580161.
Повний текст джерелаBeuschel, C., and H. J. Pfleiderer. "Hardwarearchitektur für einen universellen LDPC Decoder." Advances in Radio Science 7 (May 19, 2009): 213–18. http://dx.doi.org/10.5194/ars-7-213-2009.
Повний текст джерелаWang, Zhi Jie, Yan Yan Hao, and Hui Lian. "Effect of Random Jitter on Performance of LDPC." Applied Mechanics and Materials 380-384 (August 2013): 3513–16. http://dx.doi.org/10.4028/www.scientific.net/amm.380-384.3513.
Повний текст джерелаIsmail, Mohamed, Imran Ahmed, and Justin Coon. "Low Power Decoding of LDPC Codes." ISRN Sensor Networks 2013 (January 17, 2013): 1–12. http://dx.doi.org/10.1155/2013/650740.
Повний текст джерелаZhong, Fei, and Shu Xu Guo. "Study on a New Joint Source-Channel Decoder Design." Applied Mechanics and Materials 340 (July 2013): 471–75. http://dx.doi.org/10.4028/www.scientific.net/amm.340.471.
Повний текст джерелаLin, Cheng-Hung, Hsin-Hao Su, Tang-Syun Chen, and Cheng-Kai Lu. "Reconfigurable Low-Density Parity-Check (LDPC) Decoder for Multi-Standard 60 GHz Wireless Local Area Networks." Electronics 11, no. 5 (February 26, 2022): 733. http://dx.doi.org/10.3390/electronics11050733.
Повний текст джерелаZhao, Ling, Yi Hou, and Rong Ke Liu. "Layered TPMP Decoding for QC-LDPC Codes." Applied Mechanics and Materials 197 (September 2012): 596–603. http://dx.doi.org/10.4028/www.scientific.net/amm.197.596.
Повний текст джерелаTuntoolavest, Usana, and Visuttha Manthamkarn. "A Practical Nonbinary Decoder for Low-Density Parity-Check Codes with Packet-Sized Symbols." Engineering Journal 26, no. 9 (September 30, 2022): 35–46. http://dx.doi.org/10.4186/ej.2022.26.9.35.
Повний текст джерелаMitra, Ved, Mahesh C. Govil, Girdhari Singh, and Sanjeev Agrawal. "High Throughput and Resource Efficient Pipelined Decoder Designs for Projective Geometry LDPC Codes." Periodica Polytechnica Electrical Engineering and Computer Science 64, no. 2 (December 7, 2019): 179–91. http://dx.doi.org/10.3311/ppee.14807.
Повний текст джерелаKakde, Sandeep, Atish Khobragade, Shrikant Ambatkar, and Pranay Nandanwar. "Implementation of Layered Decoding Architecture for LDPC Code using Layered Min-Sum Algorithm." IIUM Engineering Journal 18, no. 2 (December 1, 2017): 128–36. http://dx.doi.org/10.31436/iiumej.v18i2.677.
Повний текст джерелаKuc, Mateusz, Wojciech Sułek, and Dariusz Kania. "FPGA-Oriented LDPC Decoder for Cyber-Physical Systems." Mathematics 8, no. 5 (May 4, 2020): 723. http://dx.doi.org/10.3390/math8050723.
Повний текст джерелаWang, Biao. "Novel Early Termination Method of an ADMM-Penalized Decoder for LDPC Codes in the IoT." Security and Communication Networks 2022 (October 14, 2022): 1–13. http://dx.doi.org/10.1155/2022/4599105.
Повний текст джерелаTSANG, TONY. "A METHOD FOR PERFORMANCE MODELING AND EVALUATION OF LDPC DECODER ARCHITECTURE." International Journal of Modeling, Simulation, and Scientific Computing 04, no. 02 (June 2013): 1350003. http://dx.doi.org/10.1142/s1793962313500037.
Повний текст джерелаWang, Zhong Xun, and Xing Long Gao. "Design of Modified Minsum Decoder of LDPC Code in the Simplified Difference-Domain." Applied Mechanics and Materials 385-386 (August 2013): 1576–81. http://dx.doi.org/10.4028/www.scientific.net/amm.385-386.1576.
Повний текст джерелаDai, Jingxin, Hang Yin, Yansong Lv, Weizhang Xu, and Zhanxin Yang. "Multi-Gbps LDPC Decoder on GPU Devices." Electronics 11, no. 21 (October 25, 2022): 3447. http://dx.doi.org/10.3390/electronics11213447.
Повний текст джерелаMosleh, Mahmood Farhan, Fadhil Sahib Hasan, and Ruaa Majeed Azeez. "Design and implementation of log domain decoder." International Journal of Electrical and Computer Engineering (IJECE) 10, no. 2 (April 1, 2020): 1454. http://dx.doi.org/10.11591/ijece.v10i2.pp1454-1468.
Повний текст джерелаMohsenin, Tinoosh, Houshmand Shirani-mehr, and Bevan M. Baas. "LDPC Decoder with an Adaptive Wordwidth Datapath for Energy and BER Co-Optimization." VLSI Design 2013 (May 9, 2013): 1–14. http://dx.doi.org/10.1155/2013/913018.
Повний текст джерелаZenkouar, Fatima Zahrae, Mustapha El Alaoui, and Said Najah. "GF(q) LDPC encoder and decoder FPGA implementation using group shuffled belief propagation algorithm." International Journal of Electrical and Computer Engineering (IJECE) 12, no. 3 (June 1, 2022): 2184. http://dx.doi.org/10.11591/ijece.v12i3.pp2184-2193.
Повний текст джерелаAnbalgan, Anand, and Senthil Kumar.P. "Progressive edge growth LDPC Encoder with spiral search algorithm." International Journal of Engineering & Technology 7, no. 1.3 (December 31, 2017): 198. http://dx.doi.org/10.14419/ijet.v7i1.3.10673.
Повний текст джерелаRaveendran, Nithin, and Bane Vasić. "Trapping Sets of Quantum LDPC Codes." Quantum 5 (October 14, 2021): 562. http://dx.doi.org/10.22331/q-2021-10-14-562.
Повний текст джерелаRaveendran, Nithin, and Bane Vasić. "Trapping Sets of Quantum LDPC Codes." Quantum 5 (October 14, 2021): 562. http://dx.doi.org/10.22331/q-2021-10-14-562.
Повний текст джерелаKang, Peng, Kui Cai, and Xuan He. "Design of Mutual-Information-Maximizing Quantized Shuffled Min-Sum Decoder for Rate-Compatible Quasi-Cyclic LDPC Codes." Electronics 11, no. 19 (October 6, 2022): 3206. http://dx.doi.org/10.3390/electronics11193206.
Повний текст джерелаChehade, Tarek, Ludovic Collin, Philippe Rostaing, Emanuel Radoi, and Oussama Bazzi. "Power Allocation Optimization: Linear Precoding Adapted to NB-LDPC Coded MIMO Transmission." International Journal of Antennas and Propagation 2015 (2015): 1–11. http://dx.doi.org/10.1155/2015/975139.
Повний текст джерелаPetrović, Vladimir, and Mezeni El. "Reduced-complexity offset min-sum check node unit for layered 5G LDPC decoder." Telfor Journal 13, no. 1 (2021): 7–12. http://dx.doi.org/10.5937/telfor2101007p.
Повний текст джерелаZhang, Ji, Baoming Bai, Xijin Mu, Hengzhou Xu, Zhen Liu, and Huaan Li. "Construction and Decoding of Rate-Compatible Globally Coupled LDPC Codes." Wireless Communications and Mobile Computing 2018 (2018): 1–14. http://dx.doi.org/10.1155/2018/4397671.
Повний текст джерелаGrospellier, Antoine, Lucien Grouès, Anirudh Krishna, and Anthony Leverrier. "Combining hard and soft decoders for hypergraph product codes." Quantum 5 (April 15, 2021): 432. http://dx.doi.org/10.22331/q-2021-04-15-432.
Повний текст джерелаLiu, Xiao Jian, Wei Xu, and Jue Wang. "LDPC Coded PPM and Iterative Detection for Free-Space Optical Links." Applied Mechanics and Materials 651-653 (September 2014): 444–50. http://dx.doi.org/10.4028/www.scientific.net/amm.651-653.444.
Повний текст джерелаSenthilpari, Chinnaiyan, Rosalind Deena, and Lee Lini. "Low power, less occupying area, and improved speed of a 4-bit router/rerouter circuit for low-density parity-check (LDPC) decoders." F1000Research 11 (January 5, 2022): 7. http://dx.doi.org/10.12688/f1000research.73404.1.
Повний текст джерелаSenthilpari, Chinnaiyan, Rosalind Deena, and Lee Lini. "Low power, less occupying area, and improved speed of a 4-bit router/rerouter circuit for low-density parity-check (LDPC) decoders." F1000Research 11 (November 14, 2022): 7. http://dx.doi.org/10.12688/f1000research.73404.2.
Повний текст джерелаZHENG, XIA, FRANCIS C. M. LAU, CHI K. TSE, and S. C. WONG. "STUDY OF BIFURCATION BEHAVIOR OF LDPC DECODERS." International Journal of Bifurcation and Chaos 16, no. 11 (November 2006): 3435–49. http://dx.doi.org/10.1142/s0218127406016926.
Повний текст джерела