Статті в журналах з теми "Multiply and accumulate"
Оформте джерело за APA, MLA, Chicago, Harvard та іншими стилями
Ознайомтеся з топ-50 статей у журналах для дослідження на тему "Multiply and accumulate".
Біля кожної праці в переліку літератури доступна кнопка «Додати до бібліографії». Скористайтеся нею – і ми автоматично оформимо бібліографічне посилання на обрану працю в потрібному вам стилі цитування: APA, MLA, «Гарвард», «Чикаго», «Ванкувер» тощо.
Також ви можете завантажити повний текст наукової публікації у форматі «.pdf» та прочитати онлайн анотацію до роботи, якщо відповідні параметри наявні в метаданих.
Переглядайте статті в журналах для різних дисциплін та оформлюйте правильно вашу бібліографію.
Pawar, Roshani, and Dr S. S. Shriramwar. "Review on Multiply-Accumulate Unit." International Journal of Engineering Research and Applications 07, no. 06 (June 2017): 09–13. http://dx.doi.org/10.9790/9622-0706040913.
Повний текст джерелаLee, Young Seo, Kyung Min Kim, Ji Heon Lee, Young-Ho Gong, Seon Wook Kim, and Sung Woo Chung. "Monolithic 3D stacked multiply-accumulate units." Integration 76 (January 2021): 183–89. http://dx.doi.org/10.1016/j.vlsi.2020.10.006.
Повний текст джерелаMohammaden, Amr, Mohammed Fouda, Ihsen Alouani, Lobna A. Said, and Ahmed Radwan. "CNTFET-Based Ternary Multiply-and-Accumulate Unit." Electronics 11, no. 9 (April 30, 2022): 1455. http://dx.doi.org/10.3390/electronics11091455.
Повний текст джерелаNahmias, Mitchell A., Thomas Ferreira de Lima, Alexander N. Tait, Hsuan-Tung Peng, Bhavin J. Shastri, and Paul R. Prucnal. "Photonic Multiply-Accumulate Operations for Neural Networks." IEEE Journal of Selected Topics in Quantum Electronics 26, no. 1 (January 2020): 1–18. http://dx.doi.org/10.1109/jstqe.2019.2941485.
Повний текст джерелаHG, Rangaraju, Arpitha H S, and Muralidhara K N. "Design of Efficient Reversible Multiply Accumulate (MAC) Unit." International Journal of Computer Applications 85, no. 16 (January 16, 2014): 1–12. http://dx.doi.org/10.5120/14922-3338.
Повний текст джерелаKashfi, Fatemeh, S. Mehdi Fakhraie, and Saeed Safari. "Designing an ultra-high-speed multiply-accumulate structure." Microelectronics Journal 39, no. 12 (December 2008): 1476–84. http://dx.doi.org/10.1016/j.mejo.2008.07.006.
Повний текст джерелаIsrael, Scott, Steven C. Gustafson, and Edmond S. Cooley. "Asynchronous integrated optical multiply accumulate with sideways summer." Applied Optics 25, no. 14 (July 15, 1986): 2284. http://dx.doi.org/10.1364/ao.25.002284.
Повний текст джерелаNielsen, Christian D., and Alain J. Martin. "Design of a delay-insensitive multiply-accumulate unit." Integration 15, no. 3 (October 1993): 291–311. http://dx.doi.org/10.1016/0167-9260(93)90034-a.
Повний текст джерелаBhuvaneswary, N., S. Prabu, K. Tamilselvan, and K. G. Parthiban. "Efficient Implementation of Multiply Accumulate Operation Unit Using an Interlaced Partition Multiplier." Journal of Computational and Theoretical Nanoscience 18, no. 4 (April 1, 2021): 1321–26. http://dx.doi.org/10.1166/jctn.2021.9398.
Повний текст джерелаLiu, Xu, Xudong Zhu, Chunqing Wang, Yifan Cao, Baihang Wang, Hanwen Ou, Yizheng Wu, et al. "Silicon-Based Metastructure Optical Scattering Multiply–Accumulate Computation Chip." Nanomaterials 12, no. 13 (June 21, 2022): 2136. http://dx.doi.org/10.3390/nano12132136.
Повний текст джерелаKuang, S. R., and J. P. Wang. "Low-error configurable truncated multipliers for multiply-accumulate applications." Electronics Letters 42, no. 16 (2006): 904. http://dx.doi.org/10.1049/el:20061812.
Повний текст джерелаKataeva, Irina, Henrik Engseth, and Anna Kidiyarova-Shevchenko. "New design of an RSFQ parallel multiply–accumulate unit." Superconductor Science and Technology 19, no. 5 (March 16, 2006): S381—S386. http://dx.doi.org/10.1088/0953-2048/19/5/s45.
Повний текст джерелаRathore, Mallika, Peter Milder, and Emre Salman. "Error Probability Models for Voltage-Scaled Multiply-Accumulate Units." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28, no. 7 (July 2020): 1665–75. http://dx.doi.org/10.1109/tvlsi.2020.2988204.
Повний текст джерелаChen, Jia, Jiancong Li, Yi Li, and Xiangshui Miao. "Multiply accumulate operations in memristor crossbar arrays for analog computing." Journal of Semiconductors 42, no. 1 (January 1, 2021): 013104. http://dx.doi.org/10.1088/1674-4926/42/1/013104.
Повний текст джерелаChikkani, Rajyalakshmi. "VLSI Implementation of Multiply and Accumulate Unit Using Distributed Arithmetic." Bioscience Biotechnology Research Communications 13, no. 15 (December 25, 2020): 212–17. http://dx.doi.org/10.21786/bbrc/13.15/37.
Повний текст джерелаIrwin, D. "A multiply-and-accumulate selection algorithm for dynamic entropy coding." ACM SIGCOMM Computer Communication Review 16, no. 1 (February 1986): 5–12. http://dx.doi.org/10.1145/15703.15704.
Повний текст джерелаDanysh, A., and D. Tan. "Architecture and implementation of a vector/SIMD multiply-accumulate unit." IEEE Transactions on Computers 54, no. 3 (March 2005): 284–93. http://dx.doi.org/10.1109/tc.2005.41.
Повний текст джерелаBunyk, P. I., Q. P. Herr, and M. W. Johnson. "Demonstration of Multiply-Accumulate Unit for Programmable Band-Pass ADC." IEEE Transactions on Appiled Superconductivity 15, no. 2 (June 2005): 392–95. http://dx.doi.org/10.1109/tasc.2005.849858.
Повний текст джерелаMasadeh, Mahmoud, Osman Hasan, and Sofiene Tahar. "Input-Conscious Approximate Multiply-Accumulate (MAC) Unit for Energy-Efficiency." IEEE Access 7 (2019): 147129–42. http://dx.doi.org/10.1109/access.2019.2946513.
Повний текст джерелаMohamed Asan Basiri, M., and S. k. Noor Mohammad. "Quadruple throughput fixed point quarter precision multiply accumulate circuit design." IET Computers & Digital Techniques 11, no. 5 (August 7, 2017): 183–89. http://dx.doi.org/10.1049/iet-cdt.2017.0051.
Повний текст джерелаDinah, Shalo Thanga, and V. Jeyalakshm. "High Performance Multiply Accumulate (MAC) Unit Based FIR Filter Design." International Journal of Applied Engineering Research 17, no. 6 (December 30, 2022): 565–72. http://dx.doi.org/10.37622/ijaer/17.6.2022.565-572.
Повний текст джерелаZhang, Hao, Dongdong Chen, and Seok-Bum Ko. "New Flexible Multiple-Precision Multiply-Accumulate Unit for Deep Neural Network Training and Inference." IEEE Transactions on Computers 69, no. 1 (January 1, 2020): 26–38. http://dx.doi.org/10.1109/tc.2019.2936192.
Повний текст джерелаSarma, Rajkumar, Cherry Bhargava, and Ketan Kotecha. "An Evolutionary Normalization Algorithm for Signed Floating-Point Multiply-Accumulate Operation." Computers, Materials & Continua 72, no. 1 (2022): 481–95. http://dx.doi.org/10.32604/cmc.2022.024516.
Повний текст джерелаS, Saravanan, and Madheswaran M. "MODIFIED MULTIPLY-ACCUMULATE ARCHITECTURE WITH THE SWITCHING POWER SWIFTNESS IMPROVEMENT TECHNIQUE." International Journal on Intelligent Electronic Systems 2, no. 1 (2008): 80–85. http://dx.doi.org/10.18000/ijies.30029.
Повний текст джерелаGarland, James, and David Gregg. "Low Complexity Multiply Accumulate Unit for Weight-Sharing Convolutional Neural Networks." IEEE Computer Architecture Letters 16, no. 2 (July 1, 2017): 132–35. http://dx.doi.org/10.1109/lca.2017.2656880.
Повний текст джерелаMcGovern, B. P., R. F. Woods, and C. McAllister. "Optimised multiply/accumulate architecture for very high throughput rate digital filters." Electronics Letters 31, no. 14 (1995): 1135. http://dx.doi.org/10.1049/el:19950823.
Повний текст джерелаChen, Ke, Linbin Chen, Pedro Reviriego, and Fabrizio Lombardi. "Efficient Implementations of Reduced Precision Redundancy (RPR) Multiply and Accumulate (MAC)." IEEE Transactions on Computers 68, no. 5 (May 1, 2019): 784–90. http://dx.doi.org/10.1109/tc.2018.2885044.
Повний текст джерелаChhajed, Harsh, Gopal Raut, Narendra Dhakad, Sudheer Vishwakarma, and Santosh Kumar Vishvakarma. "BitMAC: Bit-Serial Computation-Based Efficient Multiply-Accumulate Unit for DNN Accelerator." Circuits, Systems, and Signal Processing 41, no. 4 (January 8, 2022): 2045–60. http://dx.doi.org/10.1007/s00034-021-01873-9.
Повний текст джерелаRyu, Sungju, Naebeom Park, and Jae-Joon Kim. "Feedforward-Cutset-Free Pipelined Multiply–Accumulate Unit for the Machine Learning Accelerator." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27, no. 1 (January 2019): 138–46. http://dx.doi.org/10.1109/tvlsi.2018.2873716.
Повний текст джерелаSmith, S. C., R. F. DeMara, J. S. Yuan, M. Hagedorn, and D. Ferguson. "NULL convention multiply and accumulate unit with conditional rounding, scaling, and saturation." Journal of Systems Architecture 47, no. 12 (June 2002): 977–98. http://dx.doi.org/10.1016/s1383-7621(02)00060-7.
Повний текст джерелаGarland, James, and David Gregg. "Low Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing." ACM Transactions on Architecture and Code Optimization 15, no. 3 (October 8, 2018): 1–24. http://dx.doi.org/10.1145/3233300.
Повний текст джерелаCai, Fuxi, Justin M. Correll, Seung Hwan Lee, Yong Lim, Vishishtha Bothra, Zhengya Zhang, Michael P. Flynn, and Wei D. Lu. "A fully integrated reprogrammable memristor–CMOS system for efficient multiply–accumulate operations." Nature Electronics 2, no. 7 (July 2019): 290–99. http://dx.doi.org/10.1038/s41928-019-0270-x.
Повний текст джерелаCho, Mannhee, and Youngmin Kim. "FPGA-Based Convolutional Neural Network Accelerator with Resource-Optimized Approximate Multiply-Accumulate Unit." Electronics 10, no. 22 (November 19, 2021): 2859. http://dx.doi.org/10.3390/electronics10222859.
Повний текст джерелаLyakhov, Pavel, Maria Valueva, Georgii Valuev, and Nikolai Nagornov. "A Method of Increasing Digital Filter Performance Based on Truncated Multiply-Accumulate Units." Applied Sciences 10, no. 24 (December 18, 2020): 9052. http://dx.doi.org/10.3390/app10249052.
Повний текст джерелаSmith, S. C. "Development of a large word-width high-speed asynchronous multiply and accumulate unit." Integration 39, no. 1 (September 2005): 12–28. http://dx.doi.org/10.1016/j.vlsi.2004.11.001.
Повний текст джерелаEzilarasan, M. R., J. Britto Pari, and Man-Fai Leung. "Reconfigurable Architecture for Noise Cancellation in Acoustic Environment Using Single Multiply Accumulate Adaline Filter." Electronics 12, no. 4 (February 6, 2023): 810. http://dx.doi.org/10.3390/electronics12040810.
Повний текст джерелаYuyun Liao and D. B. Roberts. "A high-performance and low-power 32-bit multiply-accumulate unit with single-instruction-multiple-data (SIMD) feature." IEEE Journal of Solid-State Circuits 37, no. 7 (July 2002): 926–31. http://dx.doi.org/10.1109/jssc.2002.1015692.
Повний текст джерелаS, Rakesh, and K. S. Vijula Grace. "Power Efficient Multiply Accumulate Architectures using Modified Parallel Prefix Adders for Low Power Applications." International Journal of Computing and Digital Systems 9, no. 4 (July 1, 2020): 615–23. http://dx.doi.org/10.12785/ijcds/090409.
Повний текст джерелаNakahara, Yasuhiro, Yuta Masuda, Masato Kiyama, Motoki Amagasaki, and Masahiro Iida. "A Posit Based Multiply-accumulate Unit with Small Quire Size for Deep Neural Networks." IPSJ Transactions on System LSI Design Methodology 15 (2022): 16–19. http://dx.doi.org/10.2197/ipsjtsldm.15.16.
Повний текст джерелаSrikanth, I., and S. Aunmetha. "High Level Synchronization and Computations of Feed Forward Cut-Set based Multiply Accumulate Unit." Journal of Physics: Conference Series 1804, no. 1 (February 1, 2021): 012201. http://dx.doi.org/10.1088/1742-6596/1804/1/012201.
Повний текст джерелаLyakhov, Pavel, Maria Valueva, Georgii Valuev, and Nikolai Nagornov. "High-Performance Digital Filtering on Truncated Multiply-Accumulate Units in the Residue Number System." IEEE Access 8 (2020): 209181–90. http://dx.doi.org/10.1109/access.2020.3038496.
Повний текст джерелаJeon, Dong-Ik, Kyeong-Bin Park, and Ki-Seok Chung. "HMC-MAC: Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube." IEEE Computer Architecture Letters 17, no. 1 (January 1, 2018): 5–8. http://dx.doi.org/10.1109/lca.2017.2700298.
Повний текст джерелаParameswar, A., H. Hara, and T. Sakurai. "A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications." IEEE Journal of Solid-State Circuits 31, no. 6 (June 1996): 804–9. http://dx.doi.org/10.1109/4.509866.
Повний текст джерелаTatas, K., G. Koutroumpezis, D. Soudris, and A. Thanailakis. "Architecture design of a coarse-grain reconfigurable multiply-accumulate unit for data-intensive applications." Integration 40, no. 2 (February 2007): 74–93. http://dx.doi.org/10.1016/j.vlsi.2006.02.011.
Повний текст джерелаLa Guia de Solaz, Manuel, and Richard Conway. "Razor Based Programmable Truncated Multiply and Accumulate, Energy-Reduction for Efficient Digital Signal Processing." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23, no. 1 (January 2015): 189–93. http://dx.doi.org/10.1109/tvlsi.2014.2300173.
Повний текст джерелаDemasius, Kai-Uwe, Aron Kirschen, and Stuart Parkin. "Energy-efficient memcapacitor devices for neuromorphic computing." Nature Electronics 4, no. 10 (October 2021): 748–56. http://dx.doi.org/10.1038/s41928-021-00649-y.
Повний текст джерелаGiacomin, Edouard, Sumanth Gudaparthi, Juergen Boemmels, Rajeev Balasubramonian, Francky Catthoor, and Pierre-Emmanuel Gaillardon. "A Multiply-and-Accumulate Array for Machine Learning Applications Based on a 3D Nanofabric Flow." IEEE Transactions on Nanotechnology 20 (2021): 873–82. http://dx.doi.org/10.1109/tnano.2021.3132224.
Повний текст джерелаKao, J. T., M. Miyazaki, and A. R. Chandrakasan. "A 175-MV multiply-accumulate unit using an adaptive supply voltage and body bias architecture." IEEE Journal of Solid-State Circuits 37, no. 11 (November 2002): 1545–54. http://dx.doi.org/10.1109/jssc.2002.803957.
Повний текст джерелаCamus, Vincent, Linyan Mei, Christian Enz, and Marian Verhelst. "Review and Benchmarking of Precision-Scalable Multiply-Accumulate Unit Architectures for Embedded Neural-Network Processing." IEEE Journal on Emerging and Selected Topics in Circuits and Systems 9, no. 4 (December 2019): 697–711. http://dx.doi.org/10.1109/jetcas.2019.2950386.
Повний текст джерелаKENNEDY, MICHAEL PETER, CHAI WAH WU, STANLEY PAU, and JAMES TOW. "DIGITAL SIGNAL PROCESSOR-BASED INVESTIGATION OF CHUA'S CIRCUIT FAMILY." Journal of Circuits, Systems and Computers 03, no. 02 (June 1993): 269–92. http://dx.doi.org/10.1142/s0218126693000204.
Повний текст джерела