Статті в журналах з теми "Memory and power applications"
Оформте джерело за APA, MLA, Chicago, Harvard та іншими стилями
Ознайомтеся з топ-50 статей у журналах для дослідження на тему "Memory and power applications".
Біля кожної праці в переліку літератури доступна кнопка «Додати до бібліографії». Скористайтеся нею – і ми автоматично оформимо бібліографічне посилання на обрану працю в потрібному вам стилі цитування: APA, MLA, «Гарвард», «Чикаго», «Ванкувер» тощо.
Також ви можете завантажити повний текст наукової публікації у форматі «.pdf» та прочитати онлайн анотацію до роботи, якщо відповідні параметри наявні в метаданих.
Переглядайте статті в журналах для різних дисциплін та оформлюйте правильно вашу бібліографію.
Zhang, Kaiqiang, Dongyang Ou, Congfeng Jiang, Yeliang Qiu, and Longchuan Yan. "Power and Performance Evaluation of Memory-Intensive Applications." Energies 14, no. 14 (July 6, 2021): 4089. http://dx.doi.org/10.3390/en14144089.
Kumar, S., M. Santhanalakshmi, and R. Navaneethakrishnan. "Content addressable memory for energy efficient computing applications." Scientific Temper 14, no. 02 (June 6, 2023): 430–36. http://dx.doi.org/10.58414/scientifictemper.2023.14.2.30.
Tyler, Neil. "Tempo Targets Low-Power Chips for AI Applications." New Electronics 52, no. 13 (July 9, 2019): 7. http://dx.doi.org/10.12968/s0047-9624(22)61557-8.
Kumar Lamba, Anil, and Anuradha Konidena. "IoT Applications: Analysis of MTCMOS Cache Memory Architecture in a Processor." Journal of Futuristic Sciences and Applications 2, no. 1 (2019): 24–33. http://dx.doi.org/10.51976/jfsa.211905.
Zuo, Ze Yu, Wei Hu, Rui Xin Hu, Heng Xiong, Wen Bin Du, and Xiu Cai. "Efficient Scratchpad Memory Management for Mobile Multimedia Application." Advanced Materials Research 748 (August 2013): 932–35. http://dx.doi.org/10.4028/www.scientific.net/amr.748.932.
Birla, Shilpi. "Variability aware FinFET SRAM cell with improved stability and power for low power applications." Circuit World 45, no. 4 (November 4, 2019): 196–207. http://dx.doi.org/10.1108/cw-12-2018-0098.
Marchal, P., J. I. Gomez, D. Atienza, S. Mamagkakis, and F. Catthoor. "Power aware data and memory management for dynamic applications." IEE Proceedings - Computers and Digital Techniques 152, no. 2 (2005): 224. http://dx.doi.org/10.1049/ip-cdt:20045077.
K, Bharathi, and Vijayakumar S. "QCA Design of Encoder for Low Power Memory Applications." International Journal of Electronics and Communication Engineering 3, no. 11 (November 25, 2016): 13–15. http://dx.doi.org/10.14445/23488549/ijece-v3i11p114.
Fang, Juan, Jiajia Lu, Mengxuan Wang, and Hui Zhao. "A Performance Conserving Approach for Reducing Memory Power Consumption in Multi-Core Systems." Journal of Circuits, Systems and Computers 28, no. 07 (June 27, 2019): 1950113. http://dx.doi.org/10.1142/s0218126619501135.
Yadav, Pradeep Singh, and Harsha Jain. "Review of 6T SRAM for Embedded Memory Applications." Indian Journal of VLSI Design 3, no. 1 (March 30, 2023): 24–30. http://dx.doi.org/10.54105/ijvlsid.a1217.033123.
Kumar, Anurag, and Sheo Kumar. "Memory Architecture: Low-Power Single-Bit Cache." Journal of Futuristic Sciences and Applications 3, no. 2 (2020): 64–72. http://dx.doi.org/10.51976/jfsa.322007.
Pal, Srijani, Divya S. Salimath, Banusha Chandran, A. Anita Angeline, and V. S. Kanchana Bhaaskaran. "Low Power Memory System Design Using Power Gated SRAM Cell." IOP Conference Series: Materials Science and Engineering 1187, no. 1 (September 1, 2021): 012008. http://dx.doi.org/10.1088/1757-899x/1187/1/012008.
Santoro, Giulia, Giovanna Turvani, and Mariagrazia Graziano. "New Logic-In-Memory Paradigms: An Architectural and Technological Perspective." Micromachines 10, no. 6 (May 31, 2019): 368. http://dx.doi.org/10.3390/mi10060368.
Akdemir, Bayram, and Hasan Üzülmez. "Providing Security of Vital Data for Conventional Microcontroller Applications." Applied Mechanics and Materials 789-790 (September 2015): 1059–66. http://dx.doi.org/10.4028/www.scientific.net/amm.789-790.1059.
Tabbassum, Kavita, Shahnawaz Talpur, and Noor-u.-Zaman Laghari. "Managing Scratchpad Memory Architecture for Lower Power Consumption Using Programming Techniques." Asian Journal of Applied Science and Engineering 9, no. 1 (May 18, 2020): 79–86. http://dx.doi.org/10.18034/ajase.v9i1.31.
L, Saranya, Abinaya Inbamani, Nivedita A, and Arulanantham D. "Power Reduction in 4T DRAM Cell Using Low Power Topologies." ECS Transactions 107, no. 1 (April 24, 2022): 5569–75. http://dx.doi.org/10.1149/10701.5569ecst.
Datti, VenkataRamana, and Dr P. V. Sridevi. "A Novel Ternary Content Addressable Memory Cell." International Journal of Engineering & Technology 7, no. 4.24 (November 27, 2018): 67. http://dx.doi.org/10.14419/ijet.v7i4.24.21857.
Xue, Xingsi, Aruru Sai Kumar, Osamah Ibrahim Khalaf, Rajendra Prasad Somineni, Ghaida Muttashar Abdulsahib, Anumala Sujith, Thanniru Dhanuja, and Muddasani Venkata Sai Vinay. "Design and Performance Analysis of 32 × 32 Memory Array SRAM for Low-Power Applications." Electronics 12, no. 4 (February 7, 2023): 834. http://dx.doi.org/10.3390/electronics12040834.
Konig, R., U. Maurer, and R. Renner. "On the Power of Quantum Memory." IEEE Transactions on Information Theory 51, no. 7 (July 2005): 2391–401. http://dx.doi.org/10.1109/tit.2005.850087.
Farrahi, Amir H., Gustavo E. Téllez, and Majid Sarrafzadeh. "Exploiting Sleep Mode for Memory Partitioning and Other Applications." VLSI Design 7, no. 3 (January 1, 1998): 271–87. http://dx.doi.org/10.1155/1998/50491.
Zhan, Ming, Zhibo Pang, Kan Yu, and Hong Wen. "Reverse Calculation-Based Low Memory Turbo Decoder for Power Constrained Applications." IEEE Transactions on Circuits and Systems I: Regular Papers 68, no. 6 (June 2021): 2688–701. http://dx.doi.org/10.1109/tcsi.2021.3068623.
Singh, Pooran, B. S. Reniwal, V. Vijayvargiya, V. Sharma, and S. K. Vishvakarma. "Dynamic Feedback Controlled Static Random Access Memory for Low Power Applications." Journal of Low Power Electronics 13, no. 1 (March 1, 2017): 47–59. http://dx.doi.org/10.1166/jolpe.2017.1470.
Guchang, Han, Huang Jiancheng, Sim Cheow Hin, Michael Tran, and Lim Sze Ter. "Switching methods in magnetic random access memory for low power applications." Journal of Physics D: Applied Physics 48, no. 22 (May 6, 2015): 225001. http://dx.doi.org/10.1088/0022-3727/48/22/225001.
Salamy, Hassan, and Semih Aslan. "Pipelined-Scheduling of Multiple Embedded Applications on a Multi-Processor-SoC." Journal of Circuits, Systems and Computers 26, no. 03 (November 21, 2016): 1750042. http://dx.doi.org/10.1142/s0218126617500426.
Lai, Chun Sing, Zhekang Dong, and Donglian Qi. "Memristive Devices and Systems: Modeling, Properties and Applications." Electronics 12, no. 3 (February 2, 2023): 765. http://dx.doi.org/10.3390/electronics12030765.
Gnawali, Krishna Prasad, Seyed Nima Mozaffari, and Spyros Tragoudas. "Low Power Spintronic Ternary Content Addressable Memory." IEEE Transactions on Nanotechnology 17, no. 6 (November 2018): 1206–16. http://dx.doi.org/10.1109/tnano.2018.2869734.
KOUGIA, STAMATIKI, ALEXANDER CHATZIGEORGIOU, and SPIRIDON NIKOLAIDIS. "EVALUATING POWER EFFICIENT DATA-REUSE DECISIONS FOR EMBEDDED MULTIMEDIA APPLICATIONS: AN ANALYTICAL APPROACH." Journal of Circuits, Systems and Computers 13, no. 01 (February 2004): 151–80. http://dx.doi.org/10.1142/s0218126604001313.
Krishna, R., and Punithavathi Duraiswamy. "Low leakage decoder using dual-threshold technique for static random-access memory applications." Indonesian Journal of Electrical Engineering and Computer Science 30, no. 3 (June 1, 2023): 1420. http://dx.doi.org/10.11591/ijeecs.v30.i3.pp1420-1427.
Yook, Chan-Gi, Jung Nam Kim, Yoon Kim, and Wonbo Shim. "Design Strategies of 40 nm Split-Gate NOR Flash Memory Device for Low-Power Compute-in-Memory Applications." Micromachines 14, no. 9 (September 7, 2023): 1753. http://dx.doi.org/10.3390/mi14091753.
Birla, Shilpi. "FinFET SRAM cell with improved stability and power for low power applications." Journal of Integrated Circuits and Systems 14, no. 2 (August 25, 2019): 1–8. http://dx.doi.org/10.29292/jics.v14i2.57.
Rhee, Chae Eun, Seung-Won Park, Jungwoo Choi, Hyunmin Jung, and Hyuk-Jae Lee. "Power-Time Exploration Tools for NMP-Enabled Systems." Electronics 8, no. 10 (September 28, 2019): 1096. http://dx.doi.org/10.3390/electronics8101096.
Banerjee, Writam. "Challenges and Applications of Emerging Nonvolatile Memory Devices." Electronics 9, no. 6 (June 22, 2020): 1029. http://dx.doi.org/10.3390/electronics9061029.
Tripathi, Tripti, D. S. Chauhan, and S. K. Singh. "Low leakage SRAM cell for ULP applications." International Journal of Engineering & Technology 7, no. 4 (September 24, 2018): 2521. http://dx.doi.org/10.14419/ijet.v7i4.14028.
ZHAO, WEISHENG, RAPHAEL MARTINS BRUM, LIONEL TORRES, JACQUES-OLIVIER KLEIN, GILLES SASSATELLI, DAFINÉ RAVELOSONA, and CLAUDE CHAPPERT. "SPINTRONIC MEMORY-BASED RECONFIGURABLE COMPUTING." SPIN 03, no. 04 (December 2013): 1340010. http://dx.doi.org/10.1142/s2010324713400109.
Fanariotis, Anastasios, Theofanis Orphanoudakis, and Vassilis Fotopoulos. "Reducing the Power Consumption of Edge Devices Supporting Ambient Intelligence Applications." Information 15, no. 3 (March 12, 2024): 161. http://dx.doi.org/10.3390/info15030161.
Chang, Meng-Fan, Mary Jane Irwin, and Robert Michael Owens. "Power-Area Trade-Offs in Divided Word Line Memory Arrays." Journal of Circuits, Systems and Computers 07, no. 01 (February 1997): 49–67. http://dx.doi.org/10.1142/s021812669700005x.
Dawwd, Shefa, and Suha Nori. "Reduced Area and Low Power Implementation of FFT/IFFT Processor." Iraqi Journal for Electrical and Electronic Engineering 14, no. 2 (December 1, 2018): 108–19. http://dx.doi.org/10.37917/ijeee.14.2.3.
Maciel, Nilson, Elaine Marques, Lírida Naviner, Yongliang Zhou, and Hao Cai. "Magnetic Tunnel Junction Applications." Sensors 20, no. 1 (December 24, 2019): 121. http://dx.doi.org/10.3390/s20010121.
Kotb, Youssef, Islam Elgamal, and Mohamed Serry. "Shape Memory Alloy Capsule Micropump for Drug Delivery Applications." Micromachines 12, no. 5 (May 6, 2021): 520. http://dx.doi.org/10.3390/mi12050520.
Chen, Ying-Chen, Szu-Tung Hu, Chih-Yang Lin, Burt Fowler, Hui-Chun Huang, Chao-Cheng Lin, Sungjun Kim, Yao-Feng Chang, and Jack C. Lee. "Graphite-based selectorless RRAM: improvable intrinsic nonlinearity for array applications." Nanoscale 10, no. 33 (2018): 15608–14. http://dx.doi.org/10.1039/c8nr04766a.
Hayashikoshi, Masanori, Hideyuki Noda, Hiroyuki Kawai, Yasumitsu Murai, Sugako Otani, Koji Nii, Yoshio Matsuda, and Hiroyuki Kondo. "Low-Power Multi-Sensor System with Power Management and Nonvolatile Memory Access Control for IoT Applications." IEEE Transactions on Multi-Scale Computing Systems 4, no. 4 (October 1, 2018): 784–92. http://dx.doi.org/10.1109/tmscs.2018.2827388.
Takagi, Shinichi, Kasidit Toprasertpong, Kent Tahara, Eishin Nako, Ryosho Nakane, Zeyu Wang, Xuan Luo, Tsung-En Lee, and Mitsuru Takenaka. "(Invited) HfZrO-Based Ferroelectric Devices for Lower Power AI and Memory Applications." ECS Transactions 104, no. 4 (October 1, 2021): 17–26. http://dx.doi.org/10.1149/10404.0017ecst.
Takagi, Shinichi, Kasidit Toprasertpong, Kent Tahara, Eishin Nako, Ryosho Nakane, Zeyu Wang, Xuan Luo, Tsung-En Lee, and Mitsuru Takenaka. "(Invited) HfZrO-Based Ferroelectric Devices for Lower Power AI and Memory Applications." ECS Meeting Abstracts MA2021-02, no. 30 (October 19, 2021): 909. http://dx.doi.org/10.1149/ma2021-0230909mtgabs.
Banerjee, Writam, Sheikh Ziaur Rahaman, Amit Prakash та Siddheswar Maikap. "High-κ Al2O3/WOxBilayer Dielectrics for Low-Power Resistive Switching Memory Applications". Japanese Journal of Applied Physics 50, № 10S (1 жовтня 2011): 10PH01. http://dx.doi.org/10.7567/jjap.50.10ph01.
Balestra, Francis. "Multi-gate Devices for High Performance, Ultra Low Power and Memory Applications." ECS Transactions 25, no. 7 (December 17, 2019): 77–90. http://dx.doi.org/10.1149/1.3203945.
Barradas, Filipe M., Pedro M. Tome, Telmo R. Cunha, and Jose C. Pedro. "Compensation of Power Amplifier Long-Term Memory Behavior for Pulsed Radar Applications." IEEE Transactions on Microwave Theory and Techniques 67, no. 12 (December 2019): 5249–56. http://dx.doi.org/10.1109/tmtt.2019.2940185.
Hansoo Kim and In-Cheol Park. "High-performance and low-power memory-interface architecture for video processing applications." IEEE Transactions on Circuits and Systems for Video Technology 11, no. 11 (2001): 1160–70. http://dx.doi.org/10.1109/76.964782.
Wang, Chen, Xiuli Zhao, Hao Liu, Xin Chao, Hao Zhu, and Qingqing Sun. "A High-Density Memory Design Based on Self-Aligned Tunneling Window for Large-Capacity Memory Application." Electronics 10, no. 16 (August 13, 2021): 1954. http://dx.doi.org/10.3390/electronics10161954.
Rao, M. V. Nageswara, Mamidipaka Hema, Ramakrishna Raghutu, Ramakrishna S. S. Nuvvula, Polamarasetty P. Kumar, Ilhami Colak, and Baseem Khan. "Design and Development of Efficient SRAM Cell Based on FinFET for Low Power Memory Applications." Journal of Electrical and Computer Engineering 2023 (June 7, 2023): 1–13. http://dx.doi.org/10.1155/2023/7069746.
Struharik, Rastislav, and Vuk Vranjković. "Striping input feature map cache for reducing off-chip memory traffic in CNN accelerators." Telfor Journal 12, no. 2 (2020): 116–21. http://dx.doi.org/10.5937/telfor2002116s.