Статті в журналах з теми "Kintex-7"
Оформте джерело за APA, MLA, Chicago, Harvard та іншими стилями
Ознайомтеся з топ-50 статей у журналах для дослідження на тему "Kintex-7".
Біля кожної праці в переліку літератури доступна кнопка «Додати до бібліографії». Скористайтеся нею – і ми автоматично оформимо бібліографічне посилання на обрану працю в потрібному вам стилі цитування: APA, MLA, «Гарвард», «Чикаго», «Ванкувер» тощо.
Також ви можете завантажити повний текст наукової публікації у форматі «.pdf» та прочитати онлайн анотацію до роботи, якщо відповідні параметри наявні в метаданих.
Переглядайте статті в журналах для різних дисциплін та оформлюйте правильно вашу бібліографію.
Ye, Y., H. Li, J. Li, and G. Gong. "Sub-nanosecond synchronization implementation in pure Xilinx Kintex-7 FPGA." Journal of Instrumentation 16, no. 11 (November 1, 2021): P11036. http://dx.doi.org/10.1088/1748-0221/16/11/p11036.
Повний текст джерелаPandey, Bishwajeet, Geetam S. Tomar, Rajina R. Mohamed, D. M. Akbar Hussain, and Amit Kant Pandit. "Energy Efficient Design on 16 nm Ultrascale Plus Architecture Using Static Probability and Toggle Rate." Journal of Computational and Theoretical Nanoscience 17, no. 11 (November 1, 2020): 5122–24. http://dx.doi.org/10.1166/jctn.2020.9351.
Повний текст джерелаRashid, Muhammad, Sajjad Shaukat Jamal, Sikandar Zulqarnain Khan, Adel R. Alharbi, Amer Aljaedi, and Malik Imran. "Elliptic-Curve Crypto Processor for RFID Applications." Applied Sciences 11, no. 15 (July 31, 2021): 7079. http://dx.doi.org/10.3390/app11157079.
Повний текст джерелаAbu Al-Haija, Qasem, and Sharifah M. S. Ahmad. "Fast Radix-2 Sequential Multiplier Using Kintex-7 FPGA Chip Family." Open Cybernetics & Systemics Journal 12, no. 1 (March 9, 2018): 30–41. http://dx.doi.org/10.2174/1874110x01812010030.
Повний текст джерелаWang, Zibo, Wei Chen, Zhibin Yao, Fengqi Zhang, Yinhong Luo, Xiaobin Tang, Xiaoqiang Guo, Lili Ding, and Cong Peng. "Proton-induced single-event effects on 28 nm Kintex-7 FPGA." Microelectronics Reliability 107 (April 2020): 113594. http://dx.doi.org/10.1016/j.microrel.2020.113594.
Повний текст джерелаSano, Y., Y. Horii, M. Ikeno, O. Sasaki, M. Tomoto, and T. Uchida. "Subnanosecond time-to-digital converter implemented in a Kintex-7 FPGA." Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 874 (December 2017): 50–56. http://dx.doi.org/10.1016/j.nima.2017.08.038.
Повний текст джерелаRahman, Atiqur. "Thermal Aware Power Efficient Frame Buffer Design on Kintex-7 FPGA." Gyancity Journal of Engineering and Technology 1, no. 1 (January 1, 2015): 29–39. http://dx.doi.org/10.21058/gjet.2015.1104.
Повний текст джерелаRashid, Muhammad, Harish Kumar, Sikandar Zulqarnain Khan, Ismail Bahkali, Ahmed Alhomoud, and Zahid Mehmood. "Throughput/Area Optimized Architecture for Elliptic-Curve Diffie-Hellman Protocol." Applied Sciences 12, no. 8 (April 18, 2022): 4091. http://dx.doi.org/10.3390/app12084091.
Повний текст джерелаRashid, Muhammad, Mohammad Mazyad Hazzazi, Sikandar Zulqarnain Khan, Adel R. Alharbi, Asher Sajid, and Amer Aljaedi. "A Novel Low-Area Point Multiplication Architecture for Elliptic-Curve Cryptography." Electronics 10, no. 21 (November 4, 2021): 2698. http://dx.doi.org/10.3390/electronics10212698.
Повний текст джерелаDu, Boyang, Luca Sterpone, Sarah Azimi, David Merodio Codinachs, Veronique Ferlet-Cavrois, Cesar Boatella Polo, Ruben Garcia Alia, Maria Kastriotou, and Pablo Fernandez-Martinez. "Ultrahigh Energy Heavy Ion Test Beam on Xilinx Kintex-7 SRAM-Based FPGA." IEEE Transactions on Nuclear Science 66, no. 7 (July 2019): 1813–19. http://dx.doi.org/10.1109/tns.2019.2915207.
Повний текст джерелаDong, X., C. Ma, X. Zhao, X. Li, and Z. Huang. "A high resolution multi-phase clock Time-Digital Convertor implemented on Kintex-7 FPGA." Journal of Instrumentation 15, no. 11 (November 17, 2020): T11005. http://dx.doi.org/10.1088/1748-0221/15/11/t11005.
Повний текст джерелаMhaske, Swapnil, Hojin Kee, Tai Ly, Ahsan Aziz, and Predrag Spasojevic. "FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis." International Journal of Reconfigurable Computing 2017 (2017): 1–23. http://dx.doi.org/10.1155/2017/3689308.
Повний текст джерелаShashidhara, K. S., and H. C. Srinivasaiah. "Implementation of 1024-point FFT Soft-Core to Characterize Power and Resource Parameters in Artix-7, Kintex-7, Virtex-7, and Zynq-7000 FPGAs." European Journal of Engineering Research and Science 4, no. 9 (September 16, 2019): 81–88. http://dx.doi.org/10.24018/ejers.2019.4.9.1515.
Повний текст джерелаShashidhara, K. S., and H. C. Srinivasaiah. "Implementation of 1024-point FFT Soft-Core to Characterize Power and Resource Parameters in Artix-7, Kintex-7, Virtex-7, and Zynq-7000 FPGAs." European Journal of Engineering and Technology Research 4, no. 9 (September 16, 2019): 81–88. http://dx.doi.org/10.24018/ejeng.2019.4.9.1515.
Повний текст джерелаZhang, Jianfeng, Yonggang Wang, and Zhengqi Song. "A ring-oscillator based multi-mode time-to-digital converter on Xilinx Kintex-7 FPGA." Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 1011 (September 2021): 165578. http://dx.doi.org/10.1016/j.nima.2021.165578.
Повний текст джерелаWang, Zibo, Wei Chen, Zhibin Yao, Fengqi Zhang, Yinhong Luo, Xiaobin Tang, Cong Peng, Lili Ding, and Xiaoqiang Guo. "Analyzing single event upset on Kintex-7 Field-Programmable-Gate-Array with random fault injection method." Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 966 (June 2020): 163866. http://dx.doi.org/10.1016/j.nima.2020.163866.
Повний текст джерелаKuang, Jie, Yonggang Wang, Qiang Cao, and Chong Liu. "Implementation of a high precision multi-measurement time-to-digital convertor on a Kintex-7 FPGA." Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 891 (May 2018): 37–41. http://dx.doi.org/10.1016/j.nima.2018.02.064.
Повний текст джерелаWirthlin, M. J., H. Takai, and A. Harding. "Soft error rate estimations of the Kintex-7 FPGA within the ATLAS Liquid Argon (LAr) Calorimeter." Journal of Instrumentation 9, no. 01 (January 16, 2014): C01025. http://dx.doi.org/10.1088/1748-0221/9/01/c01025.
Повний текст джерелаBani-Hani, Raed, Khaldoon Mhaidat, and Salah Harb. "Very Compact and Efficient 32-Bit AES Core Design Using FPGAs for Small-Footprint Low-Power Embedded Applications." Journal of Circuits, Systems and Computers 25, no. 07 (April 22, 2016): 1650080. http://dx.doi.org/10.1142/s0218126616500808.
Повний текст джерелаZhou, Yuzhi, Xi Jin, and Tianqi Wang. "FPGA Implementation of A∗ Algorithm for Real-Time Path Planning." International Journal of Reconfigurable Computing 2020 (August 17, 2020): 1–11. http://dx.doi.org/10.1155/2020/8896386.
Повний текст джерелаMosleh, Mahmood Farhan, Fadhil Sahib Hasan, and Ruaa Majeed Azeez. "Design and implementation of log domain decoder." International Journal of Electrical and Computer Engineering (IJECE) 10, no. 2 (April 1, 2020): 1454. http://dx.doi.org/10.11591/ijece.v10i2.pp1454-1468.
Повний текст джерелаWang, Yonggang, Jie Kuang, Chong Liu, and Qiang Cao. "A 3.9-ps RMS Precision Time-to-Digital Converter Using Ones-Counter Encoding Scheme in a Kintex-7 FPGA." IEEE Transactions on Nuclear Science 64, no. 10 (October 2017): 2713–18. http://dx.doi.org/10.1109/tns.2017.2746626.
Повний текст джерелаFarhan, Aumama M., and M. F. Al-Gailani. "Iris Matching Step Implementation in FPGA." Iraqi Journal of Information & Communications Technology 2, no. 1 (August 25, 2019): 26–36. http://dx.doi.org/10.31987/ijict.2.1.63.
Повний текст джерелаDeng, Bin Wei, and Chong Han Liu. "Design and Implementation of Error Simulator Based FPGA for Optical Data Link Transfer Test." Applied Mechanics and Materials 727-728 (January 2015): 951–54. http://dx.doi.org/10.4028/www.scientific.net/amm.727-728.951.
Повний текст джерелаTabra, Yasmine M., and Bayan Mahdi Sabbar. "FPGA implementation of new LM-SPIHT colored image compression with reduced complexity and low memory requirement compatible for 5G." International Journal of Reconfigurable and Embedded Systems (IJRES) 8, no. 1 (March 1, 2019): 1. http://dx.doi.org/10.11591/ijres.v8.i1.pp1-13.
Повний текст джерелаDheeb, Khadija Omran, and Bayan Sabbar. "DIFFERENT FPGA PRODUCTS BASED IMPLEMENTATION OF LTE TURBO CODE." Iraqi Journal of Information & Communications Technology 3, no. 1 (April 11, 2020): 40–51. http://dx.doi.org/10.31987/ijict.3.1.65.
Повний текст джерелаIslam, S. M. Mohaiminul, Mahbub E. Noor, Bishwajeet Pandey, Tanesh Kumar, Md Atiqur Rahman, and Teerath Das. "Low Power Devnagari Unicode Checker Design Using CGVS Approach." Advanced Materials Research 984-985 (July 2014): 1282–85. http://dx.doi.org/10.4028/www.scientific.net/amr.984-985.1282.
Повний текст джерелаDavidson, Kyle, and Joey Bray. "Understanding Digital Radio Frequency Memory Performance in Countermeasure Design." Applied Sciences 10, no. 12 (June 15, 2020): 4123. http://dx.doi.org/10.3390/app10124123.
Повний текст джерелаSong, Z., Y. Wang, and J. Kuang. "A 256-channel, high throughput and precision time-to-digital converter with a decomposition encoding scheme in a Kintex-7 FPGA." Journal of Instrumentation 13, no. 05 (May 8, 2018): P05012. http://dx.doi.org/10.1088/1748-0221/13/05/p05012.
Повний текст джерелаKwiatkowski, Paweł, Dominik Sondej, and Ryszard Szplet. "Bubble-Proof Algorithm for Wave Union TDCs." Electronics 11, no. 1 (December 22, 2021): 30. http://dx.doi.org/10.3390/electronics11010030.
Повний текст джерелаTabra, Yasmine M., and Bayan M. Sabbar. "NEW COMPUTER GENERATED-SCMA CODEBOOK WITH MAXIMIZED EUCLIDIAN DISTANCE FOR 5G." Iraqi Journal of Information & Communications Technology 2, no. 2 (November 1, 2019): 9–24. http://dx.doi.org/10.31987/ijict.2.2.64.
Повний текст джерелаMukhtar, Naila, Mohamad Mehrabi, Yinan Kong, and Ashiq Anjum. "Machine-Learning-Based Side-Channel Evaluation of Elliptic-Curve Cryptographic FPGA Processor." Applied Sciences 9, no. 1 (December 25, 2018): 64. http://dx.doi.org/10.3390/app9010064.
Повний текст джерелаMohammed, Raya Kahtan, and Yoichiro UENO. "An FPGA-based Network Firewall with Expandable Rule Description." Indonesian Journal of Electrical Engineering and Computer Science 10, no. 3 (June 1, 2018): 1310. http://dx.doi.org/10.11591/ijeecs.v10.i3.pp1310-1318.
Повний текст джерелаAwaludin, Asep Muhamad, Harashta Tatimma Larasati, and Howon Kim. "High-Speed and Unified ECC Processor for Generic Weierstrass Curves over GF(p) on FPGA." Sensors 21, no. 4 (February 19, 2021): 1451. http://dx.doi.org/10.3390/s21041451.
Повний текст джерелаWang, Yonggang, Xiaoyu Zhou, Zhengqi Song, Jie Kuang, and Qiang Cao. "A 3.0-ps rms Precision 277-MSamples/s Throughput Time-to-Digital Converter Using Multi-Edge Encoding Scheme in a Kintex-7 FPGA." IEEE Transactions on Nuclear Science 66, no. 10 (October 2019): 2275–81. http://dx.doi.org/10.1109/tns.2019.2938571.
Повний текст джерелаChervyakov, Nikolay, Pavel Lyakhov, Mikhail Babenko, Irina Lavrinenko, Maxim Deryabin, Anton Lavrinenko, Anton Nazarov, Maria Valueva, Alexander Voznesensky, and Dmitry Kaplun. "A Division Algorithm in a Redundant Residue Number System Using Fractions." Applied Sciences 10, no. 2 (January 19, 2020): 695. http://dx.doi.org/10.3390/app10020695.
Повний текст джерелаKhurshid, Burhan. "LUT Based Generalized Parallel Counters for State - of - art FPGAs." Electronics ETF 21, no. 1 (July 14, 2017): 3. http://dx.doi.org/10.7251/els1721003k.
Повний текст джерелаDinh, Phuong, and Minh. "Calibration of gain and timing mismatch for TI-ADCs with signals in all Nyquist zones using adaptive noise canceller." Journal of Military Science and Technology, no. 77 (February 25, 2022): 137–49. http://dx.doi.org/10.54939/1859-1043.j.mst.77.2022.137-149.
Повний текст джерелаPoudel, Bikash, Arslan Munir, Joonho Kong, and Muazzam A. Khan. "Design and Validation of Low-Power Secure and Dependable Elliptic Curve Cryptosystem." Journal of Low Power Electronics and Applications 11, no. 4 (November 12, 2021): 43. http://dx.doi.org/10.3390/jlpea11040043.
Повний текст джерелаLiu, Chong, and Yonggang Wang. "A 128-Channel, 710 M Samples/Second, and Less Than 10 ps RMS Resolution Time-to-Digital Converter Implemented in a Kintex-7 FPGA." IEEE Transactions on Nuclear Science 62, no. 3 (June 2015): 773–83. http://dx.doi.org/10.1109/tns.2015.2421319.
Повний текст джерелаSong, Zhengqi, Yonggang Wang, and Jie Kuang. "Implementation of 5.3 ps RMS precision and 350 M samples/second throughput time-to-digital converters with event sampling architecture in a Kintex-7 FPGA." Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 944 (November 2019): 162584. http://dx.doi.org/10.1016/j.nima.2019.162584.
Повний текст джерелаNghia, Tran Van, Le Van Ky, Tran Minh Hai, and Le Thi Trang Linh. "EFFICIENT IMPLEMENTATION OF FPGA-BASED FORWARD ERROR CORRECTING COMBINATION AND BIT TO CELL WORD DE-MULTIPLEXER FOR A SECOND GENERATION DIGITAL TERRESTRIAL TELEVISION BROADCASTING SYSTEM." SYNCHROINFO JOURNAL 7, no. 2 (2021): 18–21. http://dx.doi.org/10.36724/2664-066x-2021-7-2-18-21.
Повний текст джерелаMao, Xiangyu, Fei Yang, Fang Wei, Jiawen Shi, Jian Cai, and Haiwen Cai. "A Low Temperature Coefficient Time-to-Digital Converter with 1.3 ps Resolution Implemented in a 28 nm FPGA." Sensors 22, no. 6 (March 16, 2022): 2306. http://dx.doi.org/10.3390/s22062306.
Повний текст джерелаWu, Chen, Mingyu Wang, Xinyuan Chu, Kun Wang, and Lei He. "Low-precision Floating-point Arithmetic for High-performance FPGA-based CNN Acceleration." ACM Transactions on Reconfigurable Technology and Systems 15, no. 1 (March 31, 2022): 1–21. http://dx.doi.org/10.1145/3474597.
Повний текст джерелаBarrios, Yubal, Antonio Sánchez, Raúl Guerra, and Roberto Sarmiento. "Hardware Implementation of the CCSDS 123.0-B-2 Near-Lossless Compression Standard Following an HLS Design Methodology." Remote Sensing 13, no. 21 (October 31, 2021): 4388. http://dx.doi.org/10.3390/rs13214388.
Повний текст джерелаTorres, Daniela A., Anthony Kopa, Sara C. Barron, Robert McCormick, Robert D. White, and Caprice Gray. "Characterization of Low-Inductance Microcoaxial Cables for Power Distribution." Journal of Microelectronics and Electronic Packaging 15, no. 4 (October 1, 2018): 171–78. http://dx.doi.org/10.4071/imaps.729301.
Повний текст джерелаHan, Mangi, and Youngmin Kim. "Efficient Implementation of Multichannel FM and T-DMB Repeater in FPGA with Automatic Gain Controller." Electronics 8, no. 5 (April 29, 2019): 482. http://dx.doi.org/10.3390/electronics8050482.
Повний текст джерелаNgọc. "THIẾT KẾ KHỐI TĂNG TỐC ĐỒNG BỘ DỮ LIỆU TỪ MÁY THU SỐ TRÊN NỀN TẢNG FPGA". Journal of Military Science and Technology, № 71 (5 лютого 2021): 88–97. http://dx.doi.org/10.54939/1859-1043.j.mst.71.2021.88-97.
Повний текст джерелаMahmood, Faisal, Märt Toots, Lars-Göran Öfverstedt, and Ulf Skoglund. "Algorithm and Architecture Optimization for 2D Discrete Fourier Transforms with Simultaneous Edge Artifact Removal." International Journal of Reconfigurable Computing 2018 (August 6, 2018): 1–17. http://dx.doi.org/10.1155/2018/1403181.
Повний текст джерелаBandura, K., A. N. Bender, J. F. Cliche, T. de Haan, M. A. Dobbs, A. J. Gilbert, S. Griffin, et al. "ICE: A Scalable, Low-Cost FPGA-Based Telescope Signal Processing and Networking System." Journal of Astronomical Instrumentation 05, no. 04 (December 2016): 1641005. http://dx.doi.org/10.1142/s2251171716410051.
Повний текст джерела