Готові списки джерел за темами / Input-aware design

Зміст

Статті в журналах
Дисертації
Частини книг
Тези доповідей конференцій
Звіти організацій

Добірка наукової літератури з теми "Input-aware design"

Автор: Grafiati

Опубліковано: 1 березня 2025

Оформте джерело за APA, MLA, Chicago, Harvard та іншими стилями

Оберіть тип джерела:

Ознайомтеся зі списками актуальних статей, книг, дисертацій, тез та інших наукових джерел на тему "Input-aware design".

Біля кожної праці в переліку літератури доступна кнопка «Додати до бібліографії». Скористайтеся нею – і ми автоматично оформимо бібліографічне посилання на обрану працю в потрібному вам стилі цитування: APA, MLA, «Гарвард», «Чикаго», «Ванкувер» тощо.

Також ви можете завантажити повний текст наукової публікації у форматі «.pdf» та прочитати онлайн анотацію до роботи, якщо відповідні параметри наявні в метаданих.

Статті в журналах з теми "Input-aware design"

Samadi, Mehrzad, Amir Hormati, Mojtaba Mehrara, Janghaeng Lee, and Scott Mahlke. "Adaptive input-aware compilation for graphics engines." ACM SIGPLAN Notices 47, no. 6 (August 6, 2012): 13–22. http://dx.doi.org/10.1145/2345156.2254067.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

Dworczak, Piotr. "Inequality and Market Design." ACM SIGecom Exchanges 22, no. 1 (June 2024): 83–92. http://dx.doi.org/10.1145/3699824.3699831.

Повний текст джерела

Анотація:

Policymakers are often concerned about inequalities in the markets they control. In this letter, I argue that mechanism design has not responded sufficiently to the need for a comprehensive theory of inequality-aware market design. I review some of my recent work trying to fill this gap and identify research directions where input from computer scientists would be particularly useful.

Стилі APA, Harvard, Vancouver, ISO та ін.

Ling, Zhen, Melanie Borgeest, Chuta Sano, Jazmyn Fuller, Anthony Cuomo, Sirong Lin, Wei Yu, Xinwen Fu, and Wei Zhao. "Privacy Enhancing Keyboard: Design, Implementation, and Usability Testing." Wireless Communications and Mobile Computing 2017 (2017): 1–15. http://dx.doi.org/10.1155/2017/3928261.

Повний текст джерела

Анотація:

To protect users from numerous password inference attacks, we invent a novel context aware privacy enhancing keyboard (PEK) for Android touch-based devices. Usually PEK would show a QWERTY keyboard when users input text like an email or a message. Nevertheless, whenever users enter a password in the input box on his or her touch-enabled device, a keyboard will be shown to them with the positions of the characters shuffled at random. PEK has been released on the Google Play since 2014. However, the number of installations has not lived up to our expectation. For the purpose of usable security and privacy, we designed a two-stage usability test and performed two rounds of iterative usability testing in 2016 and 2017 summer with continuous improvements of PEK. The observations from the usability testing are educational: (1) convenience plays a critical role when users select an input method; (2) people think those attacks that PEK prevents are remote from them.

Стилі APA, Harvard, Vancouver, ISO та ін.

Hu, Xiao, and Paraschos Koutris. "Topology-aware Parallel Joins." Proceedings of the ACM on Management of Data 2, no. 2 (May 10, 2024): 1–25. http://dx.doi.org/10.1145/3651598.

Повний текст джерела

Анотація:

We study the design and analysis of parallel join algorithms in a topology-aware computational model. In this model, the network is modeled as a directed graph, where each edge is associated with a cost function that depends on the data transferred between the two endpoints and the link bandwidth. The computation proceeds in synchronous rounds and the cost of each round is measured as the maximum cost over all the edges in the network. Our main result is an asymptotically optimal join algorithm over symmetric tree topologies. The algorithm generalizes prior topology-aware protocols for set intersection and cartesian product to a binary join over an arbitrary input distribution with possible data skew.

Стилі APA, Harvard, Vancouver, ISO та ін.

Duy Nhat Vien, Nguyen. "MMSE Beamforming Design for IoT MIMO SWIPT System." Journal of Science and Technology: Issue on Information and Communications Technology 4, no. 1 (September 30, 2018): 28. http://dx.doi.org/10.31130/jst.2018.69.

Повний текст джерела

Анотація:

Internet of Things (IoT) is a smart infrastructure of the unique identification device capable of wireless communication with each other, and human services on a large scale through the Internet. The IoT devices themselves must self-aware and harvest the energy they need from ambient sources. Simultaneous wireless information and power transfer (SWIPT) is a promising new solution to provide an opportunity for energy-restrained wireless devices to operate uninterruptedly. In this paper, we propose a beamforming approach for Internet of Things (IoT) multi-input multi-output (MIMO) SWIPT downlink systems, which minimizes the mean square error (MSE) of the information decode (ID) device while satisfying the energy constraint of the energy harvesting (EH) device. Simulation results are provided to evaluate the performance and confirm the efficiency of the proposed algorithm.

Стилі APA, Harvard, Vancouver, ISO та ін.

McGeorge, Nicolette M., Susan Latiff, Christopher Muller, Lucas Dong, Ceara Chewning, Daniela Friedson-Trujillo, and Stephanie Kane. "Design and Development of a Prototype Heads-Up Display: Supporting Context-Aware, Semi-Automated, Hands-Free Medical Documentation." Proceedings of the International Symposium on Human Factors and Ergonomics in Health Care 10, no. 1 (June 2021): 18–22. http://dx.doi.org/10.1177/2327857921101066.

Повний текст джерела

Анотація:

Military and civilian medical personnel across all echelons of medical care play a critical role in evaluating, caring for, and treating casualties. Accurate medical documentation is critical to effective, coordinated care and positive patient outcomes. We describe our prototype, Context-Aware Procedure Support Tools and User Interfaces for Rapid and Effective Workflows (CAPTURE). Leveraging human factors and usercentered design methods, and advanced artificial intelligence and computer vision capabilities, CAPTURE was designed to enable Tactical Combat Causality Care (TCCC) providers to more efficiently and effectively input critical medical information through hands-free interaction techniques and semiautomated data capture methods. We designed and prototyped a heads-up display that incorporates: multimodal interfaces, including augmented reality-based methods for input and information display to support visual image capture and heads-up interaction; post-care documentation support (e.g., artifacts to support post-care review and documentation); context-aware active and passive data capture methods, specifically natural language interpretation using systemic functional grammars; and computer vision technologies for semi-automated data capture capabilities. During the course of this project we encountered challenges towards effective design which fall into three main categories: (1) challenges related to designing novel multimodal interfaces; (2) technical challenges related to software and hardware development to meet design needs; and (3) challenges as a result of domain characteristics and operational constraints. We discuss how we addressed some of these challenges and provide additional considerations necessary for future research regarding next generation technology design for medical documentation in the field.

Стилі APA, Harvard, Vancouver, ISO та ін.

Khanfir, Leïla, and Jaouhar Mouïne. "Systematic Hysteresis Analysis for Dynamic Comparators." Journal of Circuits, Systems and Computers 28, no. 06 (June 12, 2019): 1950100. http://dx.doi.org/10.1142/s0218126619501007.

Повний текст джерела

Анотація:

Comparator hysteresis is a memory phenomenon allowing outputs maintaining their past stable states until the input difference overcomes a given threshold voltage. In some applications, such as ADCs and memories, hysteresis is a deterministic error that should be minimized. In others, it can be considered as one of the design parameters, such as in implementing hysteresis control-based systems such as peak detectors and spectrum analyzers. In any case, the designer should be aware of how to estimate hysteresis to achieve the desired performances. This paper presents a mathematical approach to estimate hysteresis in clocked latch comparators. It has been demonstrated that hysteresis is not only sensitive to the clock frequency, but also to several design parameters including the transistors sizes, the common mode input voltage and the tracked input frequencies. The analysis results are validated through electrical simulations using a commercially available 0.18[Formula: see text][Formula: see text]m CMOS technology showing a maximum error of 8.6%.

Стилі APA, Harvard, Vancouver, ISO та ін.

Peng, Jinlong, Zekun Luo, Liang Liu, and Boshen Zhang. "FRIH: Fine-Grained Region-Aware Image Harmonization." Proceedings of the AAAI Conference on Artificial Intelligence 38, no. 5 (March 24, 2024): 4478–86. http://dx.doi.org/10.1609/aaai.v38i5.28246.

Повний текст джерела

Анотація:

Image harmonization aims to generate a more realistic appearance of foreground and background for a composite image. All the existing methods perform the same harmonization process for the whole foreground. However, the implanted foreground always contains different appearance patterns. Existing solutions ignore the difference of each color block and lose some specific details. Therefore, we propose a novel global-local two stages framework for Fine-grained Region-aware Image Harmonization (FRIH). In the first stage, the whole input foreground mask is used to make a global coarse-grained harmonization. In the second stage, we adaptively cluster the input foreground mask into several submasks. Each submask and the coarsely adjusted image are concatenated respectively and fed into a lightweight cascaded module, refining the global harmonization result. Moreover, we further design a fusion prediction module to generate the final result, utilizing the different degrees of harmonization results comprehensively. Without bells and whistles, our FRIH achieves a competitive performance on iHarmony4 dataset with a lightweight model.

Стилі APA, Harvard, Vancouver, ISO та ін.

Wang, Qi, Yiming Ouyang, Zhengfeng Huang, and Huaguo Liang. "Workload-Aware WiNoC Design with Intelligent Reconfigurable Wireless Interface." Security and Communication Networks 2023 (May 9, 2023): 1–14. http://dx.doi.org/10.1155/2023/9519044.

Повний текст джерела

Анотація:

By introducing wireless interfaces in conventional wired routers or hubs, wireless network-on-chip (WiNoC) is proposed to relieve congestion pressure from high volume inter-subnet data transmission. Generally, processing elements on chip receive input data and return feedback through network interface, and data transmission function in Network-on-Chip (NoC) is completed by routers. Hubs equipped with wireless interface are fixed to certain wired routers. While wireless channels may not be fully utilized due to unbalanced workload and constant hub-router connection, e.g., certain nodes processing excess inter-subnet data traffic are far away from hubs. In this paper, we proposed a workload-aware WiNoC design with intelligent reconfigurable wireless interface to improve wireless resources utilization and mitigate congestion. Through multidimensional analysis of traffic flow, a 4-layer neural network is trained offline and applied to analyze workload in each tile, and return three most potential tiles for wireless interface reconfiguration to fully utilize wireless channel and lowing latency. We also implement a historical traffic information-based reconfigurable scheme for comparation. Evaluation results show that in an 8 × 8 hybrid mesh topology, the proposed scheme can achieve 10%–16% reduction in network latency and 5%–11% increment in network throughput compared with fixed-link hub-node connection scheme under several mixed traffic patterns.

Стилі APA, Harvard, Vancouver, ISO та ін.

Trevithick, Alex, Matthew Chan, Michael Stengel, Eric Chan, Chao Liu, Zhiding Yu, Sameh Khamis, Manmohan Chandraker, Ravi Ramamoorthi, and Koki Nagano. "Real-Time Radiance Fields for Single-Image Portrait View Synthesis." ACM Transactions on Graphics 42, no. 4 (July 26, 2023): 1–15. http://dx.doi.org/10.1145/3592460.

Повний текст джерела

Анотація:

We present a one-shot method to infer and render a photorealistic 3D representation from a single unposed image (e.g., face portrait) in real-time. Given a single RGB input, our image encoder directly predicts a canonical triplane representation of a neural radiance field for 3D-aware novel view synthesis via volume rendering. Our method is fast (24 fps) on consumer hardware, and produces higher quality results than strong GAN-inversion baselines that require test-time optimization. To train our triplane encoder pipeline, we use only synthetic data, showing how to distill the knowledge from a pretrained 3D GAN into a feedforward encoder. Technical contributions include a Vision Transformer-based triplane encoder, a camera data augmentation strategy, and a well-designed loss function for synthetic data training. We benchmark against the state-of-the-art methods, demonstrating significant improvements in robustness and image quality in challenging real-world settings. We showcase our results on portraits of faces (FFHQ) and cats (AFHQ), but our algorithm can also be applied in the future to other categories with a 3D-aware image generator.

Стилі APA, Harvard, Vancouver, ISO та ін.

Більше джерел

Дисертації з теми "Input-aware design"

Piri, Ali. "Design space exploration for accuracy-aware computing." Electronic Thesis or Diss., Ecully, Ecole centrale de Lyon, 2024. http://www.theses.fr/2024ECDL0052.

Повний текст джерела

Анотація:

L'augmentation de la complexité des applications à grande échelle, telles que le calcul scientifique et l'analyse de données, a entraîné une demande croissante de ressources informatiques. Les méthodes traditionnelles deviennent insuffisantes pour gérer le volume de données en constante augmentation. Cette thèse traite de l'écart entre la croissance des données et les avancées des processeurs en introduisant des stratégies visant à améliorer l'efficacité computationnelle sans sacrifier les performances. Un accent particulier est mis sur le calcul approximatif (AxC), qui exploite la tolérance aux erreurs inhérente à de nombreuses applications, telles que le traitement multimédia et l'apprentissage automatique, pour équilibrer les performances avec des niveaux d'erreur acceptables. Nous avons réalisé une revue complète des approximations fonctionnelles au niveau des circuits dans divers multiplicateurs, afin d'approfondir notre compréhension des techniques utilisées. Nous avons également discuté des principaux critères de précision pour évaluer la performance et la fiabilité de ces opérateurs aux niveaux des applications et des systèmes. En outre, nous avons passé en revue les méthodes automatiques issues de la littérature qui soutiennent une adoption plus large des circuits approximatifs, en soulignant la nécessité d'une approche systématique pour leur conception. La contribution principale de cette thèse est l'introduction du calcul approximatif sensible aux entrées, qui fait progresser la conception de systèmes efficaces en optimisant la performance et la consommation d'énergie tout en maintenant une précision acceptable. L'objectif était de développer des méthodes largement applicables, mais spécifiquement optimisées pour certaines charges de travail. Initialement, l'identification manuelle des sections de circuits à approximations a mis en évidence des défis de scalabilité et la nécessité d'une expertise spécialisée. Pour y remédier, une approche de conception automatisée a été mise en œuvre, optimisant les circuits en fonction de distributions d'entrées spécifiques. Testée avec le filtre FIT, cette approche a constamment amélioré la précision et l'efficacité énergétique par rapport aux méthodes traditionnelles. L'approximation sensible aux entrées est particulièrement utile pour les applications avec des schémas d'entrées prévisibles, telles que les systèmes embarqués, l'inférence d'apprentissage automatique et le traitement de signaux en temps réel. Cette thèse explore également la relation entre le calcul approximatif et la résilience des réseaux neuronaux profonds (DNNs), cruciaux dans de nombreuses applications. Elle analyse comment les DNNs, en particulier ceux implémentés sur des matrices systoliques personnalisées, réagissent aux fautes provenant des multiplicateurs approximatifs, en utilisant un cadre d'injection de fautes pour une simulation efficace. L'étude a révélé que bien que les DNNs soient intrinsèquement tolérants aux fautes, les approximations peuvent avoir un impact significatif sur la précision. Une analyse au niveau des bits a révélé que les bits critiques, comme le bit le plus significatif (MSB), sont particulièrement affectés. De plus, le compromis entre l'efficacité énergétique et la résilience a été souligné, montrant que les économies d'énergie issues du calcul approximatif doivent être équilibrées avec le potentiel de dégradation des performances
The increasing complexity of large-scale applications, such as scientific computing and data analytics, has driven growing demands for computational resources. Traditional methods are becoming insufficient to handle the surging data volume. This thesis addresses the gap between data growth and processor advancements by introducing strategies for improving computational efficiency without sacrificing performance. A key focus is Approximate Computing (AxC), which leverages the inherent error tolerance in many applications—such as multimedia processing and machine learning—to balance performance with acceptable error levels. We conducted a comprehensive review of circuit-level functional approximations in various multipliers, aiming to deepen our understanding of the techniques used. We also discussed key accuracy metrics for evaluating the performance and reliability of these operators at the application and system levels. In addition, we reviewed automatic methods from the literature that support the broader adoption of approximate circuits, highlighting the need for a systematic approach to their design. The key contribution of the thesis is the introduction of input-aware approximate computing, which advances the design of efficient systems by optimizing performance and energy consumption while maintaining acceptable accuracy. The goal was to develop methods that are broadly applicable but specifically optimized for certain workloads. Initially, manual identification of circuit sections for approximation highlighted scalability challenges and the need for specialized expertise. To address this, an automated design approach was implemented, optimizing circuits based on specific input distributions. Tested with the FIT filter, this approach consistently improved accuracy and energy efficiency compared to traditional methods. Input-aware approximation is especially valuable for applications with predictable input patterns, such as embedded systems, machine learning inference, and real-time signal processing. This thesis also explores the relationship between approximate computing and the resilience of deep neural networks (DNNs), which are crucial in many applications. It analyzes how DNNs, especially those implemented on custom systolic arrays, respond to faults from approximate multipliers, using a Fault Injector Framework for efficient simulation. The study found that while DNNs are inherently fault-tolerant, approximations can significantly impact accuracy. A per-bit analysis revealed that critical bits, like the most significant bit (MSB), are particularly affected. Additionally, the trade-off between energy efficiency and resilience was highlighted, showing that energy savings from approximate computing must be balanced with the potential for performance degradation

Стилі APA, Harvard, Vancouver, ISO та ін.

Liu, Shu-Min, and 劉淑敏. "Ordered Input-Output and Memory-Aware FFT Architecture Design." Thesis, 2009. http://ndltd.ncl.edu.tw/handle/91673403832413881548.

Повний текст джерела

Анотація:

碩士
國立臺灣大學
電子工程學研究所
97
Fast Fourier transform (FFT) processors have been widely used in image processing as well as in communication systems. Up to date, many researches about FFT are being carried on and unceasingly got published every year. It signifies that the demand on how to improve the computation speed never stop. Also, trade-off between the performance and hardware resources of an FFT design becomes an important issue. A typical FFT operation transforms an in-order input sequence into an output sequence in bit reverse order, which is not suitable to use in some application like orthogonal frequency division multiplexing (OFDM). This work proposed a novel memory-based FFT architecture which has the property that both inputs and outputs are addressed in natural order without a bit-reversed electric circuit. It is very suitable for those systems where the continuous data sequences that call for the FFT processing enter and exit from the system sample by sample sequentially.

Стилі APA, Harvard, Vancouver, ISO та ін.

Частини книг з теми "Input-aware design"

Ahlrichs, Claas, Hendrik Iben, and Michael Lawo. "Context-Aware Mobile and Wearable Device Interfaces." In Recent Advances in Ambient Intelligence and Context-Aware Computing, 308–21. IGI Global, 2015. http://dx.doi.org/10.4018/978-1-4666-7284-0.ch019.

Повний текст джерела

Анотація:

In this chapter, recent research on context-aware mobile and wearable computing is described. Starting from the observation of recent developments on Smartphones and research done in wearable computing, the focus is on possibilities to unobtrusively support the use of mobile and wearable devices. There is the observation that size and form matters when dealing with these devices; multimodality concerning input and output is important and context information can be used to satisfy the requirement of unobtrusiveness. Here, Frameworks as middleware are a means to an end. Starting with an introduction on wearable computing, recent developments of Frameworks for context-aware user interface design are presented, motivating the need for future research on knowledge-based intuitive interaction design.

Стилі APA, Harvard, Vancouver, ISO та ін.

Ahlrichs, Claas, Hendrik Iben, and Michael Lawo. "Context-Aware Mobile and Wearable Device Interfaces." In Wearable Technologies, 429–43. IGI Global, 2018. http://dx.doi.org/10.4018/978-1-5225-5484-4.ch020.

Повний текст джерела

Анотація:

Стилі APA, Harvard, Vancouver, ISO та ін.

Zengin, Buğra, and Işıl Günseli Kaçar. "Google Search Applications in Foreign Language Classes at Tertiary Level." In Advances in Educational Technologies and Instructional Design, 313–56. IGI Global, 2015. http://dx.doi.org/10.4018/978-1-4666-8499-7.ch013.

Повний текст джерела

Анотація:

Given that it is challenging for EFL teachers to create an input-rich learning environment with ample learning and practice/production opportunities, the integration of online resources into language classes has gained importance recently. Although the effective use of technology in educational settings is viewed as a 21st century skill, the issue of providing EFL learners with systematic training in the use of online search techniques in educational settings has not been explored sufficiently and many learners are not yet aware of how to utilize technological resources for educational purposes. Hence, this chapter aims to investigate how EFL majors in an English preparatory program at a public state university in the west of Turkey use Google searching skills receptively and productively in pedagogical tasks, to highlight how Google search tasks can be used to raise language awareness and to offer suggestions for effective integration of search techniques into teaching EFL at the tertiary level.

Стилі APA, Harvard, Vancouver, ISO та ін.

Pierno, Stefania, Massimo Magaldi, Gian Luca Supino, Luca Bevilacqua, Vladimiro Scotto di Carlo, Roberto Russo, and Luigi Romano. "Providing Mobile Multimodal Social Services Using a Grid Architecture." In Social Computing, 2005–22. IGI Global, 2010. http://dx.doi.org/10.4018/978-1-60566-984-7.ch132.

Повний текст джерела

Анотація:

In this chapter, we describe a grid approach to providing multimodal context-sensitive social services to mobile users. Interaction design is a major issue for mobile information system not only in terms of input-output channels and information presentation, but also in terms of context-awareness. The proposed platform supports the development of multi-channel, multi-modal, mobile context aware applications, and it is described using an example in an emergency management scenario. The platform allows the deployment of services featuring a multimodal (synergic) UI and backed up on the server side by a distributed architecture based on a GRID approach to better afford the computing load generated by input channels processing. Since a computational GRID provides access to “resources” (typically computing related ones) we began to apply the same paradigm to the modelling and sharing of other resources as well. This concept is described using a scenario about emergencies and crisis management.

Стилі APA, Harvard, Vancouver, ISO та ін.

Wang, Haonan, and Ang Li. "Spatial Multiplexing for MIMO/Massive MIMO." In MIMO Communications - Fundamental Theory, Propagation Channels, and Antenna Systems [Working Title]. IntechOpen, 2023. http://dx.doi.org/10.5772/intechopen.112041.

Повний текст джерела

Анотація:

In this chapter, we will discuss how to achieve spatial multiplexing in multiple-input multiple-output (MIMO) communications through precoding design, for both traditional small-scale MIMO systems and massive MIMO systems. The mathematical description for MIMO communications will first be introduced, based on which we discuss both block-level precoding and the emerging symbol-level precoding techniques. We begin with simple and closed-form block-level precoders such as maximum ratio transmission (MRT), zero-forcing (ZF), and regularized ZF (RZF), followed by the classic symbol-level precoding schemes such as Tomlinson-Harashima precoder (THP) and vector perturbation (VP) precoder. Subsequently, we introduce optimization-based precoding solutions, including power minimization, SINR balancing, symbol-level interference exploitation, etc. We extend our discussion to massive MIMO systems and particularly focus on precoding designs for hardware-efficient massive MIMO systems, such as hybrid analog-digital precoding, low-bit precoding, nonlinearity-aware precoding, etc.

Стилі APA, Harvard, Vancouver, ISO та ін.

Sousa, João Pedro, Bradley Schmerl, Peter Steenkiste, and David Garlan. "Activity-Oriented Computing." In Software Applications, 3215–41. IGI Global, 2009. http://dx.doi.org/10.4018/978-1-60566-060-8.ch186.

Повний текст джерела

Анотація:

This chapter introduces a new way of thinking about software systems for supporting the activities of end-users. In this approach, models of user activities are promoted to first class entities, and software systems are assembled and configured dynamically based on activity models. This constitutes a fundamental change of perspective over traditional applications; activities take the main stage and may be long-lived, whereas the agents that carry them out are plentiful and interchangeable. The core of the chapter describes a closed-loop control design that enables activity-oriented systems to become self-aware and self-configurable, and to adapt to dynamic changes both in the requirements of user activities and in the environment resources. The chapter discusses how that design addresses challenges such as user mobility, resolving conflicts in accessing scarce resources, and robustness in the broad sense of responding adequately to user expectations, even in unpredictable situations, such as random failures, erroneous user input, and continuously changing resources. The chapter further summarizes challenges and ongoing work related to managing activities where humans and automated agents collaborate, human-computer interactions for managing activities, and privacy and security aspects.

Стилі APA, Harvard, Vancouver, ISO та ін.

Moses, Richard Onchaga. "Enabling Quality of Geospatial Web Services." In Advances in Geospatial Technologies, 36–63. IGI Global, 2011. http://dx.doi.org/10.4018/978-1-60960-192-8.ch003.

Повний текст джерела

Анотація:

Following concerted efforts in service chaining and increased maturity of requisite technologies, the potential of geospatial web services in mission-critical applications and business processes is increasingly becoming apparent. Use of geospatial web services in mission-critical applications and business processes nonetheless raises important quality concerns for which guarantees should be provided. As a contribution to the subject of quality of geospatial web services, this chapter identifies and elaborates quality concerns pertinent to geospatial web services and their use in mission critical applications and business processes. The chapter defines a quality model for geospatial web services comprising data quality and quality of service. Quality propagation is outlined and the influence of quality of input data and that of component geospatial web services in a service chain on the quality deliverable end-to-end illustrated. Further, an ontology framework for quality of geospatial web services is presented. The framework comprises an upper ontology, two domain ontologies and potentially many application ontologies. Collectively, the ontologies provide a consistent set of concepts that can be used to unambiguously define and reason about quality of geospatial web services. The chapter also proposes a domain middleware to facilitate efficient and cost-effective quality-aware chaining of geospatial web services. The service design and high-level architecture for the middleware are presented.

Стилі APA, Harvard, Vancouver, ISO та ін.

Liu, Yunzhu, and Lei Wu. "Attention-Aware Deep Feature Embedding for Chinese Painting Image Classification." In Advances in Transdisciplinary Engineering. IOS Press, 2023. http://dx.doi.org/10.3233/atde230998.

Повний текст джерела

Анотація:

To address the problem of imprecise image classification of Chinese paintings due to insufficient feature extraction, this paper proposed an image classification of Chinese paintings based on attention-aware deep feature embedding. Firstly, the Swin-Transformer framework is utilized to construct the backbone network for extracting features from images. Secondly, the dual-attention mechanism is constructed to acquire global semantic features and local object features. Finally, the extracted features are fused and input into a softmax classifier for image classification. To verify the feasibility and effectiveness of the proposed image classification model for Chinese paintings, simulation experiments are designed based on the Chinese Painting Datase. Moreover, comparative experiments are conducted against existing advanced and representative algorithms to demonstrate that the proposed model outperforms the existing models in terms of both visual performance and objective data comparison.

Стилі APA, Harvard, Vancouver, ISO та ін.

Al Ghanim, Mansour, Muhammad Santriaji, Qian Lou, and Yan Solihin. "TrojBits: A Hardware Aware Inference-Time Attack on Transformer-Based Language Models." In Frontiers in Artificial Intelligence and Applications. IOS Press, 2023. http://dx.doi.org/10.3233/faia230254.

Повний текст джерела

Анотація:

Transformer-based language models demonstrate exceptional performance in Natural Language Processing (NLP) tasks but remain susceptible to backdoor attacks involving hidden input triggers. Trojan injection via hardware bitflips presents a significant challenge for contemporary language models. However, previous research overlooks practical hardware considerations, such as DRAM and cache memory structures, resulting in unrealistic attacks that demand the manipulation of an excessive number of parameters and bits. In this paper, we present TrojBits, a novel approach requiring minimal bit-flips to effectively insert Trojans into real-world Transformer language model systems. This is achieved through a three-module framework designed to efficiently target Transformer-based language models, consisting of Vulnerable Parameters Ranking (VPR), Hardware-aware Attack Optimization (HAO), and Vulnerable Bits Pruning (VBP). Within the VPR module, we are the first to employ Gradient-guided Fisher information to identify the most susceptible Transformer parameters, specifically in the word embedding layer. The HAO module then redistributes these parameters across multiple triggers, conforming to hardware constraints by incorporating a regularization term in the trojan optimization methodology. Finally, the VBP module aims to reduce the number of bit-flips by discarding less significant bits. We evaluate TrojBits on two representative NLP models, BERT and XLNE, on three classification tasks (SST2, OffensEval, and AG’s News). Our results demonstrate that our TrojBits successfully achieves the inference-time attack with only 64 parameters out of 116 million and 90-bit flips while maintaining the model performance.

Стилі APA, Harvard, Vancouver, ISO та ін.

Huang, Wei-Chih, and William J. Knottenbelt. "Low-Overhead Development of Scalable Resource-Efficient Software Systems." In Advances in Systems Analysis, Software Engineering, and High Performance Computing, 81–105. IGI Global, 2014. http://dx.doi.org/10.4018/978-1-4666-6026-7.ch005.

Повний текст джерела

Анотація:

As the variety of execution environments and application contexts increases exponentially, modern software is often repeatedly refactored to meet ever-changing non-functional requirements. Although programmer effort can be reduced through the use of standardised libraries, software adjustment for scalability, reliability, and performance remains a time-consuming and manual job that requires high levels of expertise. Previous research has proposed three broad classes of techniques to overcome these difficulties in specific application domains: probabilistic techniques, out of core storage, and parallelism. However, due to limited cross-pollination of knowledge between domains, the same or very similar techniques have been reinvented all over again, and the application of techniques still requires manual effort. This chapter introduces the vision of self-adaptive scalable resource-efficient software that is able to reconfigure itself with little other than programmer-specified Service-Level Objectives and a description of the resource constraints of the current execution environment. The approach is designed to be low-overhead from the programmer's perspective – indeed a naïve implementation should suffice. To illustrate the vision, the authors have implemented in C++ a prototype library of self-adaptive containers, which dynamically adjust themselves to meet non-functional requirements at run time and which automatically deploy mitigating techniques when resource limits are reached. The authors describe the architecture of the library and the functionality of each component, as well as the process of self-adaptation. They explore the potential of the library in the context of a case study, which shows that the library can allow a naïve program to accept large-scale input and become resource-aware with very little programmer overhead.

Стилі APA, Harvard, Vancouver, ISO та ін.

Тези доповідей конференцій з теми "Input-aware design"

Singireddy, Suraj, Muhammad Rashedul Haq Rashed, Sven Thijssen, Rickard Ewetz, and Sumit K. Jha. "Input-Aware Flow-Based In-Memory Computing." In 2023 IEEE 41st International Conference on Computer Design (ICCD). IEEE, 2023. http://dx.doi.org/10.1109/iccd58817.2023.00086.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

Moitra, Abhishek, Abhiroop Bhattacharjee, and Priyadarshini Panda. "PIVOT- Input-aware Path Selection for Energy-efficient ViT Inference." In DAC '24: 61st ACM/IEEE Design Automation Conference, 1–6. New York, NY, USA: ACM, 2024. http://dx.doi.org/10.1145/3649329.3655679.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

Bao Liu and Lu Wang. "Input-aware statistical timing analysis-based delay test pattern generation." In 2013 14th International Symposium on Quality Electronic Design (ISQED 2013). IEEE, 2013. http://dx.doi.org/10.1109/isqed.2013.6523651.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

Tsai, Shihheng, and Chung-Yang (Ric) Huang. "A false-path aware formal static timing analyzer considering simultaneous input transitions." In the 46th Annual Design Automation Conference. New York, New York, USA: ACM Press, 2009. http://dx.doi.org/10.1145/1629911.1629921.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

Li, Yuhang, Abhishek Moitra, Tamar Geller, and Priyadarshini Panda. "Input-Aware Dynamic Timestep Spiking Neural Networks for Efficient In-Memory Computing." In 2023 60th ACM/IEEE Design Automation Conference (DAC). IEEE, 2023. http://dx.doi.org/10.1109/dac56929.2023.10247869.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

Wang, Yu, Hong Luo, Ku He, Rong Luo, Huazhong Yang, and Yuan Xie. "Temperature-aware NBTI modeling and the impact of input vector control on performance degradation." In Design, Automation & Test in Europe Conference. IEEE, 2007. http://dx.doi.org/10.1109/date.2007.364650.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

Liu, Bao. "Input-aware statistical timing analysis for VLSI delay test and average design." In 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE, 2014. http://dx.doi.org/10.1109/mwscas.2014.6908587.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

Gao, Yujie, Yuan He, Xiaohan Yue, Haiyan Jiang, and Xibo Wang. "Traffic-Aware Energy-Efficient Hybrid Input Buffer Design for On-Chip Routers." In 2022 IEEE 15th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC). IEEE, 2022. http://dx.doi.org/10.1109/mcsoc57363.2022.10023992.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

Jha, Chandan Kumar, Sallar Ahmadi-Pour, and Rolf Drechsler. "Input Distribution Aware Library of Approximate Adders Based on Memristor-Aided Logic." In 2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID). IEEE, 2024. http://dx.doi.org/10.1109/vlsid60093.2024.00102.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

Ding, Yuhao, Farshad Harirchi, Sze Zheng Yong, Emil Jacobsen, and Necmiye Ozay. "Optimal Input Design for Affine Model Discrimination with Applications in Intention-Aware Vehicles." In 2018 ACM/IEEE 9th International Conference on Cyber-Physical Systems (ICCPS). IEEE, 2018. http://dx.doi.org/10.1109/iccps.2018.00036.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

Звіти організацій з теми "Input-aware design"

Schijman, Agustina, Yuri Soares, Ronald Myers, and Chloe Fevre. IDB-9: Review of the IDB Institutions for Growth and Social Welfare Strategy. Inter-American Development Bank, March 2013. http://dx.doi.org/10.18235/0010527.

Повний текст джерела

Анотація:

This paper reviews the 2011 Sector Strategy on Institutions for Growth and Social Welfare (SIGS) of the Inter-American Development Bank (IDB, or Bank). The Strategy was produced as a requirement of the IDB-9 agreement. The review finds that the Strategy replicates a number of patterns observed in prior sector strategies. SIGS represents the first time that the Bank uses a modern definition of institutions; however, the concept of institutions is not incorporated as a guiding principle for setting priorities. Like other strategies, SIGS largely reflects the current work of the Bank, and also reflects the most common ideas and thinking of the time. This said, SIGS also emphasizes areas of work that had not been central to the Bank before, such as work with transparency and work in formalizing firms. The Strategy document itself has strengths but also a number of deficiencies. SIGS is more specific than prior strategies, although it still proposes quite a broad spectrum of activities. It contains a good diagnostic of the needs facing small and medium-sized enterprises and of innovation, although diagnostics in most other areas are relatively weak. Although SIGS maintains the IDB-9's focus on the Bank's comparative advantage, it does not analytically assess that comparative advantage, and it presents no evidence that the sectors prioritized reflect any particular operational or structural advantage of the Bank--except that they mostly represent sectors in which the Bank already works. SIGS's results framework is very poor, largely reflecting the inadequacies of the IDB-9 results framework, as applied to institutions. SIGS was not designed as an operational strategy, so it does not assess the Bank's operational capabilities to respond to the Region's needs in priority areas. SIGS has had little impact on the way the Bank works. Bank staff is generally unaware of the Strategy, and those who are aware of it do not report using it as a main input in country dialogue or project preparation. The Institutions for Development Department (IFD) is an exception: its staff do report using SIGS. However, the review of IFD's portfolio does not show clear evidence that project selection has changed in favor of SIGS priorities. IFD has produced a significant body of analytical work, which in some cases addresses institutional issues. Nonetheless, IFD's approach to implementing 'intersector alliances' has not included directly working across Bank departments to strengthen institutions broadly in the Bank's work. However, SIGS has served a useful purpose as a mechanism to reemphasize the importance of the issue of institutions for the IDB, and, to some degree, to consolidate and demarcate the areas of work within IFD.

Стилі APA, Harvard, Vancouver, ISO та ін.

Ми пропонуємо знижки на всі преміум-плани для авторів, чиї праці увійшли до тематичних добірок літератури. Зв'яжіться з нами, щоб отримати унікальний промокод!