Увійти

Готові списки джерел за темами / Hardware Model Checking / Статті в журналах

Статті в журналах з теми "Hardware Model Checking"

Щоб переглянути інші типи публікацій з цієї теми, перейдіть за посиланням: Hardware Model Checking.

Автор: Grafiati

Опубліковано: 14 березня 2023

Оформте джерело за APA, MLA, Chicago, Harvard та іншими стилями

Оберіть тип джерела:

Ознайомтеся з топ-50 статей у журналах для дослідження на тему "Hardware Model Checking".

Біля кожної праці в переліку літератури доступна кнопка «Додати до бібліографії». Скористайтеся нею – і ми автоматично оформимо бібліографічне посилання на обрану працю в потрібному вам стилі цитування: APA, MLA, «Гарвард», «Чикаго», «Ванкувер» тощо.

Також ви можете завантажити повний текст наукової публікації у форматі «.pdf» та прочитати онлайн анотацію до роботи, якщо відповідні параметри наявні в метаданих.

Переглядайте статті в журналах для різних дисциплін та оформлюйте правильно вашу бібліографію.

1

Pixley, Carl, and Vigyan Singhal. "Model checking: a hardware design perspective." International Journal on Software Tools for Technology Transfer (STTT) 2, no. 3 (November 1, 1999): 288–306. http://dx.doi.org/10.1007/s100090050036.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

2

Gong, Wei, and Jun Wei Jia. "Comparison of Model Checking Tools." Advanced Materials Research 659 (January 2013): 181–85. http://dx.doi.org/10.4028/www.scientific.net/amr.659.181.

Повний текст джерела

Анотація:

Model Checking is a method for verification. The model will be checked until the specification of it is proved or disproved. With the rising complexity of big models, there are non-checkable cases, in which cases the problem can be analyzed by some models, for example, bounded Model Checking means to analyze the model until a defined time or depth. The verification happens automatically. The programs for doing this are called Model Checking Tools or Model Checker. Model Checking are used in both software and hardware verification. It is an inherent part of hardware verification, whereas it is less used in the software verification.

Стилі APA, Harvard, Vancouver, ISO та ін.

3

Vasudevan, Shobha, E. Allen Emerson, and Jacob A. Abraham. "Efficient Model Checking of Hardware Using Conditioned Slicing." Electronic Notes in Theoretical Computer Science 128, no. 6 (May 2005): 279–94. http://dx.doi.org/10.1016/j.entcs.2005.04.017.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

4

Moiseenko, Evgenii, Michalis Kokologiannakis, and Viktor Vafeiadis. "Model checking for a multi-execution memory model." Proceedings of the ACM on Programming Languages 6, OOPSLA2 (October 31, 2022): 758–85. http://dx.doi.org/10.1145/3563315.

Повний текст джерела

Анотація:

Multi-execution memory models, such as Promising and Weakestmo, are an advanced class of weak memory consistency models that justify certain outcomes of a concurrent program by considering multiple candidate executions collectively. While this key characteristic allows them to support effective compilation to hardware models and a wide range of compiler optimizations, it makes reasoning about them substantially more difficult. In particular, we observe that Promising and Weakestmo inhibit effective model checking because they allow some suprisingly weak behaviors that cannot be generated by examining one execution at a time. We therefore introduce Weakestmo2, a strengthening of Weakestmo by constraining its multi-execution nature, while preserving the important properties of Weakestmo: DRF theorems, compilation to hardware models, and correctness of local program transformations. Our strengthening rules out a class of surprisingly weak program behaviors, which we attempt to characterize with the help of two novel properties: load buffering race freedom and certification locality. In addition, we develop WMC, a model checker for Weakestmo2 with performance close to that of the best tools for per-execution models.

Стилі APA, Harvard, Vancouver, ISO та ін.

5

Li, Dejian, Qizhi Zhang, Dongyan Zhao, Lei Li, Jiaji He, Yidong Yuan, and Yiqiang Zhao. "Hardware Trojan Detection Using Effective Property-Checking Method." Electronics 11, no. 17 (August 24, 2022): 2649. http://dx.doi.org/10.3390/electronics11172649.

Повний текст джерела

Анотація:

Hardware Trojans refer to additional logic maliciously implanted by attackers in integrated circuits (ICs). Because of the potential security threat of hardware Trojans, they have attracted extensive attention to security issues. As a formal verification method, property checking has been proved to be a powerful solution for hardware Trojan detection. However, existing property-checking methods are limited by the unity of security properties and the model explosion problem of formal models. The limitations above hinder the practical applications of these methods. To alleviate these challenges, we propose an effective property-checking method for hardware Trojan detection. Specifically, we establish the formal model based on the principle of finite state machine (FSM), and the method can alleviate the model explosion problem. For property writing, we extract the core behavior characteristics of hardware Trojans and then generate properties for the verification of certain types of hardware Trojans. Experimental results demonstrate that our approach is applicable to detect information leakage and denial of service (DoS) hardware Trojans by verifying security properties.

Стилі APA, Harvard, Vancouver, ISO та ін.

6

McMillan, K. L. "A methodology for hardware verification using compositional model checking." Science of Computer Programming 37, no. 1-3 (May 2000): 279–309. http://dx.doi.org/10.1016/s0167-6423(99)00030-1.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

7

Bjesse, Per. "Word level bitwidth reduction for unbounded hardware model checking." Formal Methods in System Design 35, no. 1 (July 7, 2009): 56–72. http://dx.doi.org/10.1007/s10703-009-0080-2.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

8

Zhang, Jie, Jian Qi, and Yong Guan. "Research on Hardware Design Verification Methods." Advanced Materials Research 588-589 (November 2012): 1208–13. http://dx.doi.org/10.4028/www.scientific.net/amr.588-589.1208.

Повний текст джерела

Анотація:

This paper first summarizes the existing basic theories and methods of hardware design verification. Then it analyzes and compares the simulation-based verification and formal methods-based verification, and discusses Equivalence Checking, Model Checking and Theorem Proving in detail. Finally, it points out the existing problems and the future directions in the field.

Стилі APA, Harvard, Vancouver, ISO та ін.

9

Cooke, John. "Symbolic Model Checking." Microprocessors and Microsystems 18, no. 5 (June 1994): 297. http://dx.doi.org/10.1016/0141-9331(94)90007-8.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

10

Ben-David, Shoham, Cindy Eisner, Daniel Geist, and Yaron Wolfsthal. "Model Checking at IBM." Formal Methods in System Design 22, no. 2 (March 2003): 101–8. http://dx.doi.org/10.1023/a:1022905120346.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

11

Emerson, E. Allen, and A. Prasad Sistla. "Symmetry and model checking." Formal Methods in System Design 9, no. 1-2 (August 1996): 105–31. http://dx.doi.org/10.1007/bf00625970.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

12

Zakharov, V. "Review: Model Checking." Journal of Logic and Computation 11, no. 6 (December 1, 2001): 962–64. http://dx.doi.org/10.1093/logcom/11.6.962.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

13

Lukács, Dániel, Gergely Pongrácz, and Máté Tejfel. "Model Checking-Based Performance Prediction for P4." Electronics 11, no. 14 (July 6, 2022): 2117. http://dx.doi.org/10.3390/electronics11142117.

Повний текст джерела

Анотація:

Next-generation networks focus on scale and scope at the price of increasing complexity, leading to difficulties in network design and planning. As a result, anticipating all hardware- and software-related factors of network performance requires time-consuming and expensive benchmarking. This work presents a framework and software tool for automatically inferring the performance of P4 programmable network switches based on the P4 source code and probabilistic models of the execution environment with the hope of eliminating the requirement of the costly set-up of networked hardware and conducting benchmarks. We designed the framework using a top-down approach. First, we transform high-level P4 programs into a representation that can be refined incrementally by adding probabilistic environment models of increasing levels of complexity in order to improve the estimation precision. Then, we use the PRISM probabilistic model checker to perform the heavy weight calculations involved in static performance prediction. We present a formalization of the performance estimation problem, detail our solution, and illustrate its usage and validation through a case study conducted using a small P4 program and the P4C-BM reference switch. We show that the framework is already capable of performing estimation, and it can be extended with more concrete information to yield better estimates.

Стилі APA, Harvard, Vancouver, ISO та ін.

14

Cho, Shenghsun, Mrunal Patel, Michael Ferdman, and Peter Milder. "Practical Model Checking on FPGAs." ACM Transactions on Reconfigurable Technology and Systems 14, no. 2 (July 8, 2021): 1–18. http://dx.doi.org/10.1145/3448272.

Повний текст джерела

Анотація:

Software verification is an important stage of the software development process, particularly for mission-critical systems. As the traditional methodology of using unit tests falls short of verifying complex software, developers are increasingly relying on formal verification methods, such as explicit state model checking, to automatically verify that the software functions properly. However, due to the ever-increasing complexity of software designs, model checking cannot be performed in a reasonable amount of time when running on general-purpose cores, leading to the exploration of hardware-accelerated model checking. FPGAs have been demonstrated to be promising verification accelerators, exhibiting nearly three orders of magnitude speedup over software. Unfortunately, the “FPGA programmability wall,” particularly the long synthesis and place-and-route times, block the general adoption of FPGAs for model checking. To address this problem, we designed a runtime-programmable pipeline specifically for model checkers on FPGAs to minimize the “preparation time” before a model can be checked. Our design of the successor state generator and the state validator modules enables FPGA-acceleration of model checking without incurring the time-consuming FPGA implementation stages, reducing the preparation time before checking a model from hours to less than a minute, while incurring only a 26% execution time overhead compared to model-specific implementations.

Стилі APA, Harvard, Vancouver, ISO та ін.

15

Ziller, Roberto, and Klaus Schneider. "Combining supervisor synthesis and model checking." ACM Transactions on Embedded Computing Systems 4, no. 2 (May 1, 2005): 331–62. http://dx.doi.org/10.1145/1067915.1067920.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

16

Schlich, Bastian. "Model checking of software for microcontrollers." ACM Transactions on Embedded Computing Systems 9, no. 4 (March 2010): 1–27. http://dx.doi.org/10.1145/1721695.1721702.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

17

Kumar, Sanjeev, and Kai Li. "Using model checking to debug device firmware." ACM SIGOPS Operating Systems Review 36, SI (December 31, 2002): 61–74. http://dx.doi.org/10.1145/844128.844135.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

18

Kesten, Yonit, Amir Pnueli, Li-On Raviv, and Elad Shahar. "Model Checking with Strong Fairness." Formal Methods in System Design 28, no. 1 (January 2006): 57–84. http://dx.doi.org/10.1007/s10703-006-4342-y.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

19

Sebastiani, Roberto, Eli Singerman, Stefano Tonetta, and Moshe Y. Vardi. "GSTE is partitioned model checking." Formal Methods in System Design 31, no. 2 (May 26, 2007): 177–96. http://dx.doi.org/10.1007/s10703-007-0036-3.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

20

Benerecetti, M. "Model checking multiagent systems." Journal of Logic and Computation 8, no. 3 (June 1, 1998): 401–23. http://dx.doi.org/10.1093/logcom/8.3.401.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

21

Baier, Christel, Boudewijn R. Haverkort, Holger Hermanns, and Joost-Pieter Katoen. "Model checking meets performance evaluation." ACM SIGMETRICS Performance Evaluation Review 32, no. 4 (March 2005): 10–15. http://dx.doi.org/10.1145/1059816.1059819.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

22

Kwiatkowska, Marta, Gethin Norman, and David Parker. "Probabilistic model checking in practice." ACM SIGMETRICS Performance Evaluation Review 32, no. 4 (March 2005): 16–21. http://dx.doi.org/10.1145/1059816.1059820.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

23

Kumar, Jayanand Asok, Seyed Nematollah Ahmadyan, and Shobha Vasudevan. "Efficient Statistical Model Checking of Hardware Circuits With Multiple Failure Regions." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 33, no. 6 (June 2014): 945–58. http://dx.doi.org/10.1109/tcad.2014.2299957.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

24

Griggio, Alberto, and Marco Roveri. "Comparing Different Variants of the ic3 Algorithm for Hardware Model Checking." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 35, no. 6 (June 2016): 1026–39. http://dx.doi.org/10.1109/tcad.2015.2481869.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

25

Malik, Avinash, and David Gregg. "Orchestrating stream graphs using model checking." ACM Transactions on Architecture and Code Optimization 10, no. 3 (September 16, 2013): 1–25. http://dx.doi.org/10.1145/2512435.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

26

Henderson, Peter B. "Abstraction, model checking and software correctness." ACM SIGCSE Bulletin 40, no. 2 (June 2008): 23–24. http://dx.doi.org/10.1145/1383602.1383624.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

27

Leuschel, Michael, Andreas Podelski, C. R. Ramakrishnan, and Ulrich Ultes-Nitsche. "Call for Papers Verification and Computational Logic Special Issue of Theory and Practice of Logic Programming." Theory and Practice of Logic Programming 1, no. 5 (September 2001): 631–32. http://dx.doi.org/10.1017/s1471068401001089.

Повний текст джерела

Анотація:

Submission deadline: January 10, 2002The past decade has seen dramatic growth in the application of model checking techniques to the validation and verification of correctness properties of hardware, and more recently software systems. One of the methods is to model a hardware or software system as a finite, labelled transition system which is then exhaustively explored to decide whether a given temporal specification holds. Recently, there has been increasing interest in applying logic programming techniques to model checking in particular and verification in general. For example, table-based logic programming can be used as an efficient means of performing explicit model checking. Other research has successfully exploited set-based logic program analysis, constraint logic programming, and logic program transformation techniques.The aim of this special issue is to attract high-quality research papers on the interplay between verification techniques (e.g. model checking, reduction and abstraction) and logic programming techniques (e.g. constraints, abstract interpretation, program transformation).

Стилі APA, Harvard, Vancouver, ISO та ін.

28

Fantechi, Alessandro, Stefania Gnesi, and Gioia Ristori. "Model checking for action-based logics." Formal Methods in System Design 4, no. 2 (February 1994): 187–203. http://dx.doi.org/10.1007/bf01384084.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

29

Naik, Kshirasagar, and Behcet Sarikaya. "Test case verification by model checking." Formal Methods in System Design 2, no. 3 (June 1993): 277–321. http://dx.doi.org/10.1007/bf01384135.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

30

Godefroid, Patrice. "Software Model Checking: The VeriSoft Approach." Formal Methods in System Design 26, no. 2 (March 2005): 77–101. http://dx.doi.org/10.1007/s10703-005-1489-x.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

31

Norman, Gethin, David Parker, and Jeremy Sproston. "Model checking for probabilistic timed automata." Formal Methods in System Design 43, no. 2 (October 12, 2012): 164–90. http://dx.doi.org/10.1007/s10703-012-0177-x.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

32

Li, Yi, Jin Song Dong, Jing Sun, Yang Liu, and Jun Sun. "Model checking approach to automated planning." Formal Methods in System Design 44, no. 2 (October 26, 2013): 176–202. http://dx.doi.org/10.1007/s10703-013-0197-1.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

33

Abdulla, Parosh Aziz, Mohamed Faouzi Atig, Othmane Rezine, and Jari Stenman. "Budget-bounded model-checking pushdown systems." Formal Methods in System Design 45, no. 2 (April 25, 2014): 273–301. http://dx.doi.org/10.1007/s10703-014-0207-y.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

34

Cabodi, Gianpiero, Carmelo Loiacono, Marco Palena, Paolo Pasini, Denis Patti, Stefano Quer, Danilo Vendraminetto, Armin Biere, and Keijo Heljanko. "Hardware Model Checking Competition 2014: An Analysis and Comparison of Model Checkers and Benchmarks." Journal on Satisfiability, Boolean Modeling and Computation 9, no. 1 (January 1, 2016): 135–72. http://dx.doi.org/10.3233/sat190106.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

35

Baier, Christel, Lucia Cloth, Boudewijn R. Haverkort, Holger Hermanns, and Joost-Pieter Katoen. "Performability assessment by model checking of Markov reward models." Formal Methods in System Design 36, no. 1 (February 2010): 1–36. http://dx.doi.org/10.1007/s10703-009-0088-7.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

36

Lin, Shang-Wei, and Pao-Ann Hsiung. "Model Checking Prioritized Timed Systems." IEEE Transactions on Computers 61, no. 6 (June 2012): 843–56. http://dx.doi.org/10.1109/tc.2011.99.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

37

Trindade, Alessandro Bezerra, Renato De Faria Degelo, Edilson Galvao Dos Santos Junior, Hussama Ibrahim Ismail, Helder Cruz Da Silva, and Lucas Carvalho Cordeiro. "Multi-core model checking and maximum satisfiability applied to hardware-software partitioning." International Journal of Embedded Systems 9, no. 6 (2017): 570. http://dx.doi.org/10.1504/ijes.2017.088044.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

38

Cordeiro, Lucas Carvalho, Helder Cruz Da Silva, Hussama Ibrahim Ismail, Renato De Faria Degelo, Edilson Galvao Dos Santos Junior, and Alessandro Bezerra Trindade. "Multi-core model checking and maximum satisfiability applied to hardware-software partitioning." International Journal of Embedded Systems 9, no. 6 (2017): 570. http://dx.doi.org/10.1504/ijes.2017.10008947.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

39

XU, X., S. KIMURA, K. HORIKAWA, and T. TSUCHIYA. "Coverage Estimation Using Transition Perturbation for Symbolic Model Checking in Hardware Verification." IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E89-A, no. 12 (December 1, 2006): 3451–57. http://dx.doi.org/10.1093/ietfec/e89-a.12.3451.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

40

Kobayashi, Naoki. "Model Checking Higher-Order Programs." Journal of the ACM 60, no. 3 (June 2013): 1–62. http://dx.doi.org/10.1145/2487241.2487246.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

41

Ben-David, S., R. Trefler, and G. Weddell. "Model Checking Using Description Logic." Journal of Logic and Computation 20, no. 1 (November 13, 2008): 111–31. http://dx.doi.org/10.1093/logcom/exn062.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

42

BOZZANO, MARCO, GIORGIO DELZANNO, and MAURIZIO MARTELLI. "Model checking linear logic specifications." Theory and Practice of Logic Programming 4, no. 5-6 (August 12, 2004): 573–619. http://dx.doi.org/10.1017/s1471068404002066.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

43

Jiang, Jiulei, Panqing Zhang та Zhanyou Ma. "The μ-Calculus Model-Checking Algorithm for Generalized Possibilistic Decision Process". Applied Sciences 10, № 7 (9 квітня 2020): 2594. http://dx.doi.org/10.3390/app10072594.

Повний текст джерела

Анотація:

Model checking is a formal automatic verification technology for complex concurrent systems. It is used widely in the verification and analysis of computer software and hardware systems, communication protocols, security protocols, etc. The generalized possibilistic μ-calculus model-checking algorithm for decision processes is studied to solve the formal verification problem of concurrent systems with nondeterministic information and incomplete information on the basis of possibility theory. Firstly, the generalized possibilistic decision process is introduced as the system model. Then, the classical proposition μ-calculus is improved and extended, and the concept of generalized possibilistic μ-calculus (GPoμ) is given to describe the attribute characteristics of nondeterministic systems. Then, the GPoμ model-checking algorithm is proposed, and the model-checking problem is simplified to fuzzy matrix operations. Finally, a specific example and a case study are analyzed and verified. Compared with the classical μ-calculus, the generalized possibilistic μ-calculus has a stronger expressive power and can better characterize the attributes of nondeterministic systems. The model-checking algorithm can give the possibility that the system satisfies the attributes. The research work provides a new idea and method for model checking nondeterministic systems.

Стилі APA, Harvard, Vancouver, ISO та ін.

44

Tao, Zhi-Hong, Hans Kleine Büning, and Li-Fu Wang. "Direct Model Checking Matrix Algorithm." Journal of Computer Science and Technology 21, no. 6 (November 2006): 944–49. http://dx.doi.org/10.1007/s11390-006-0944-5.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

45

Tao, Zhi-Hong, Cong-Hua Zhou, Zhong Chen, and Li-Fu Wang. "Bounded Model Checking of CTL." Journal of Computer Science and Technology 22, no. 1 (January 2007): 39–43. http://dx.doi.org/10.1007/s11390-007-9004-z.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

46

Rus, Teodor, and Eric van Wyk. "Using Model Checking in a Parallelizing Compiler." Parallel Processing Letters 08, no. 04 (December 1998): 459–71. http://dx.doi.org/10.1142/s0129626498000468.

Повний текст джерела

Анотація:

In this paper we describe the usage of temporal logic model checking in a parallelizing compiler to analyze the structure of a source program and locate opportunities for optimization and parallelization. The source program is represented as a process graph in which the nodes are sequential processes and the edges are control and data dependence relationships between the computations at the nodes. By labeling the nodes and edges with descriptive atomic propositions and by specifying the conditions necessary for optimizations and parallelizations as temporal logic formulas, we can use a model checker to locate nodes of the process graph where particular optimizations can be made. To discover opportunities for new optimizations or modify existing ones in this parallelizing compiler, we need only specify their conditions as temporal logic formulas; we do not need to add to or modify the code of the compiler. This greatly simplifies the process of locating optimization and parallelization opportunities in the source program and makes it easier to experiment with complex optimizations. Hence, this methodology provides a convenient, concise, and formal framework in which to carry out program optimizations by compilers.

Стилі APA, Harvard, Vancouver, ISO та ін.

47

Strichman, Ofer. "Accelerating Bounded Model Checking of Safety Properties." Formal Methods in System Design 24, no. 1 (January 2004): 5–24. http://dx.doi.org/10.1023/b:form.0000004785.67232.f8.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

48

Grumberg, Orna, Tamir Heyman та Assaf Schuster. "Distributed Symbolic Model Checking for μ-Calculus". Formal Methods in System Design 26, № 2 (березень 2005): 197–219. http://dx.doi.org/10.1007/s10703-005-1493-1.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

49

Barnat, Jiří, and Ivana Černá. "Distributed breadth-first search LTL model checking." Formal Methods in System Design 29, no. 2 (July 8, 2006): 117–34. http://dx.doi.org/10.1007/s10703-006-0009-y.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

50

Schuele, Tobias, and Klaus Schneider. "Bounded model checking of infinite state systems." Formal Methods in System Design 30, no. 1 (August 31, 2006): 51–81. http://dx.doi.org/10.1007/s10703-006-0019-9.

Повний текст джерела

Стилі APA, Harvard, Vancouver, ISO та ін.

Ми пропонуємо знижки на всі преміум-плани для авторів, чиї праці увійшли до тематичних добірок літератури. Зв'яжіться з нами, щоб отримати унікальний промокод!