Дисертації з теми "Hardware extensions"
Оформте джерело за APA, MLA, Chicago, Harvard та іншими стилями
Ознайомтеся з топ-16 дисертацій для дослідження на тему "Hardware extensions".
Біля кожної праці в переліку літератури доступна кнопка «Додати до бібліографії». Скористайтеся нею – і ми автоматично оформимо бібліографічне посилання на обрану працю в потрібному вам стилі цитування: APA, MLA, «Гарвард», «Чикаго», «Ванкувер» тощо.
Також ви можете завантажити повний текст наукової публікації у форматі «.pdf» та прочитати онлайн анотацію до роботи, якщо відповідні параметри наявні в метаданих.
Переглядайте дисертації для різних дисциплін та оформлюйте правильно вашу бібліографію.
Hamilton, John, Ronald Fernandes, Michael Graul, Timothy Darr, and Charles H. Jones. "Extensions to the Instrument Hardware Abstraction Language (IHAL)." International Foundation for Telemetering, 2008. http://hdl.handle.net/10150/606221.
Повний текст джерелаIn this paper we describe extensions to the Instrument Hardware Abstraction Language (IHAL). Since IHAL was first presented to ITC in 2006, a number of improvements were made to the design of IHAL. Major changes to the schema include splitting it into multiple XML Schema (XSD) files, separation of the description of instrumentation functions from the description of the hardware, and addition of a function pool.
Esoul, O. "VMX-rootkit : implementing malware with hardware virtual machine extensions." Thesis, University of Salford, 2008. http://usir.salford.ac.uk/26667/.
Повний текст джерелаFrieb, Martin [Verfasser], and Theo [Akademischer Betreuer] Ungerer. "Hardware extensions for a timing-predictable many-core processor / Martin Frieb ; Betreuer: Theo Ungerer." Augsburg : Universität Augsburg, 2019. http://nbn-resolving.de/urn:nbn:de:bvb:384-opus4-893331.
Повний текст джерелаHempel, Gerald [Verfasser], Christian [Gutachter] Hochberger, Andreas [Gutachter] Koch, and Klaus [Gutachter] Kabitzsch. "Generation of Application Specific Hardware Extensions for Hybrid Architectures : The Development of PIRANHA - A GCC Plugin for High-Level-Synthesis / Gerald Hempel ; Gutachter: Christian Hochberger, Andreas Koch, Klaus Kabitzsch." Dresden : Technische Universität Dresden, 2019. http://d-nb.info/122694258X/34.
Повний текст джерелаBryksin, Vladyslav Sergeevich. "ASIC life extension through hardware patch interfaces." Diss., [La Jolla] : University of California, San Diego, 2009. http://wwwlib.umi.com/cr/ucsd/fullcit?p1464873.
Повний текст джерелаTitle from first page of PDF file (viewed July 2, 2009). Available via ProQuest Digital Dissertations. Includes bibliographical references (p. 46-47).
Schumacher, Guido. "Object-oriented hardware specification and design with a language extension to VHDL." [S.l. : s.n.], 1999. http://deposit.ddb.de/cgi-bin/dokserv?idn=958338353.
Повний текст джерелаMorrissey, Joseph Patrick. "The extension and hardware implementation of the comprehensive integrated security system concept." Thesis, University of Plymouth, 1995. http://hdl.handle.net/10026.1/336.
Повний текст джерелаNecsulescu, Philip I. "Automatic Generation of Hardware for Custom Instructions." Thèse, Université d'Ottawa / University of Ottawa, 2011. http://hdl.handle.net/10393/20153.
Повний текст джерелаCai, Zixian. "Concurrent Copying Garbage Collection with Hardware Transactional Memory." Thesis, 2020. http://hdl.handle.net/1885/262693.
Повний текст джерелаHempel, Gerald. "Generation of Application Specific Hardware Extensions for Hybrid Architectures: The Development of PIRANHA - A GCC Plugin for High-Level-Synthesis." 2017. https://tud.qucosa.de/id/qucosa%3A36069.
Повний текст джерелаTsang, Chieh-Hao, and 臧傑晧. "Memory Virtualization on ARM Architecture with Virtualization Hardware Extension." Thesis, 2013. http://ndltd.ncl.edu.tw/handle/99558298925363378238.
Повний текст джерела國立清華大學
資訊工程學系
101
Virtualization is a very important technique on resource sharing and server security, and it becomes an indispensable technique on cloud computing. Most of embedded hardware devices are developed on ARM architecture because of simpler instruction sets than X86 and excellent power consumption. To the accompaniment of popular cloud computing, ARM holding also targets on server market to create more business-opportunities. Therefore, ARM provided new architecture for the incoming cloud computing generation. Hardware-assisted extension is supported since ARMv7. Without hardware-assisted extension, shadow page table is the general method to implement memory virtualization. In addition, complex work for maintaining shadow page table such as walking guest page table and building reverse map are necessary for memory virtualization on ARM. In contrast to ARMv6, ARMv7-A provides a special processor mode for hypervisor implementation. Besides, there are some specific registers controlling processor, memory, or I/O virtualization. What’s more, ARMv7-A provides a two-stage memory system control which formed into 64-bit descriptor, covering 40-bit memory address space. In this thesis, I will discuss how to implement memory virtualization with ARMv7-A hardware-assisted virtualization extension.
Hou, Yi-Hung, and 侯宜宏. "Performance Monitor Counter Virtualization on ARM Architecture with Hardware Virtualization Extension." Thesis, 2014. http://ndltd.ncl.edu.tw/handle/02767354489149972909.
Повний текст джерела國立交通大學
資訊科學與工程研究所
103
Virtualization is comprehensively applied in a variety of different domains, including emerging cloud environments that provide full virtualized operation system as a service. The demand for performance analysis and system diagnosis in virtualization environment is increasing. Profiling tools based on hardware performance counters are necessary for performance debugging of complex software system. All modern processors are equipped with hardware performance counters, but virtual machine monitors (VMMs) do not expose them to the guest virtual machines. Therefore, profiling tools commonly used in native environments are not available in virtualized environments, and performance analysis of software running in a virtualized environment is contrastively difficult. With virtualization hardware extension since ARM Cortex A15, system virtualization on ARM architecture supports full virtualization and earns great performance improvement. However, the hardware performance counters are still untouchable to the guest virtual machines on ARM architecture. This thesis describes the design and implementation of hardware performance counters virtualization that is used to access in the guest virtual machines on ARM architecture with hardware virtualization extension. We present experimental results based on microbenchmarks that show the accuracy and usability of the obtained measurements when compared to native execution.
Best, Joel. "Real-Time Operating System Hardware Extension Core for System-on-Chip Designs." Thesis, 2013. http://hdl.handle.net/10214/5257.
Повний текст джерелаSchumacher, Guido [Verfasser]. "Object-oriented hardware specification and design with a language extension to VHDL / von Guido Schumacher." 1999. http://d-nb.info/958338353/34.
Повний текст джерелаCHEN, WEI-REN, and 陳韋任. "The Design and Implementation of a Hardware Accelerator of Seed Extension for BWA-MEM Algorithm." Thesis, 2019. http://ndltd.ncl.edu.tw/handle/n6sfby.
Повний текст джерела國立臺灣科技大學
電子工程系
107
The general genetic analysis process is divided into three main steps. The first step is mapping DNA reads onto a reference genome. The second and the final stages are to find mutations in DNA. Compared to the last two steps, the first step is time-consuming. The BWA-MEM algorithm was used in the first step of genetic analysis process. The Seed Extension stage in BWA-MEM algorithm is matrix calculation, which is suitable for hardware parallel calculation. Therefore, this thesis proposes an Seed Extension hardware accelerator. In this thesis, we implement a Seed Extension accelerator using a systolic array. Parallel calculations are achieved using PEs in the systolic array. In order to improve performance, the following two improvements are made: First, we use a parallel input for sending read to the systolic array. Second, we adopt a VLL architecture in the PE array, make the reference sequence into the working PE faster using the multiplexer. The Seed Extension Accelerator has been implemented and verified with an FPGA device(xc5vlx110t) of the Xilinx Vertex 5 family and a TSMC 0.18 μm cell library. In the FPGA part, it needs 17610 LUTs and 7954 registers, operates at 125 MHz, the Seed Extension operation core is 6.5x faster than the software and the average throughput is 45.90 Mbp/s. In the cell-based part, it operates at 100 MHz, the Seed Extension core operation time is 5.2x faster than the software, and the average throughput is 36.70 Mbp/s. The chip area is 1.761 mm × 1.760 mm and the core area is 1.284 mm × 1.272 mm, which is approximately equivalent to 169,660 gates, and consumes about 68.03 mW in the typical operating condition.
Chiang, Shou-Cheng, and 蔣守誠. "A STUDY OF THE SUCCESSFUL FACTOR OF BRAND EXTENSION FOR INFORMATION HARDWARE VENDOR ON LARGE-SCALE ORGNIZATION --A VIEW OF CUSTOMER OF NETWORK INTEGRATION DEPARTMENT OF HEWLETT-PACKARD TAIWAN." Thesis, 2007. http://ndltd.ncl.edu.tw/handle/js4gtv.
Повний текст джерела國立臺灣科技大學
企業管理系
94
In the past 30 years, with more and more complicated rise with Internet/Intranet of company's information environment, make the demand for the computer heighten, so has brought up much computer hardware manufacturer, for example as if Dell that IBM, HP, Compaq, Sun Microsystem, Gateway, Bull have risen until recently, even because Taiwan is the important strategic place where the global computer hardware takes the place of the worker, bring up the rise like the large computer of Acer great chess computer and Asus China, it is the computer hardware trader that has so many brands alone, if count other software and networking products industry person in again again, it is very difficult for customer not to go, find out about every product of functions and characteristics, seem brand can go only indicator to judge product as consumer only at this time, the brand becomes the most frequently used tactics when being extended. This research offers through the domestic foreign language, collect relevant materials such as brand extending, pluses and minuses and benefit of the extended brand,etc., and through the large-scale customer of deep interview, synthesize customer extended consciousness intensity, brand Lenovo and cognition to brand and agree with the response of one degree of questions, to probe into the view of the extended brand and application situation. Visited deeply and referred to analyzing, the resulting conclusion of this research is as follows: First, HP has good advisor, special project file and ability of the technological service Second, HP has advertising results to the customer Third, HP has stronger mother's brand images in the large-scale organization Fourth, technology and the service of HP but transfer is that the large-scale organization adopts the main thinking of extending the products Fifth, HP raises the result of brand Lenovo by long-term cooperation Sixth, HP has ability of the globle service