Добірка наукової літератури з теми "Caractérisation on-Wafer"
Оформте джерело за APA, MLA, Chicago, Harvard та іншими стилями
Ознайомтеся зі списками актуальних статей, книг, дисертацій, тез та інших наукових джерел на тему "Caractérisation on-Wafer".
Біля кожної праці в переліку літератури доступна кнопка «Додати до бібліографії». Скористайтеся нею – і ми автоматично оформимо бібліографічне посилання на обрану працю в потрібному вам стилі цитування: APA, MLA, «Гарвард», «Чикаго», «Ванкувер» тощо.
Також ви можете завантажити повний текст наукової публікації у форматі «.pdf» та прочитати онлайн анотацію до роботи, якщо відповідні параметри наявні в метаданих.
Дисертації з теми "Caractérisation on-Wafer":
Potéreau, Manuel. "Contribution à la caractérisation de composants sub-terahertz." Thesis, Bordeaux, 2015. http://www.theses.fr/2015BORD0243/document.
The continuous improvement in Silicon technologies allows SiGeC (Silicon-Germanium-Carbon) heterojunction bipolar transistors (HBT) to compete with III-V components for millimeter wave and sub-THz (below 300GHz) applications. The technology development cycle (characterization, modeling, design and fabrication) needs several iterations resulting in high costs. Furthermore, the measurement methodologies need to be re-assessed and modified to address higher measurement frequencies. In order to reduce the number of iterations and to allow reliable measurement in the sub-THz band, the characterization procedure has been revisited.First, a description and investigation of the measurement instrument (VNA) has been made. After exploring all possible calibration methods, the best candidate for an “on-wafer” calibration for the sub-THz frequency range has been selected. Then, after analyzing the limits of the chosen calibration method (Thru-Reflect-Line: TRL), workarounds are proposed, by modification of the errors coefficients calculation and by changing the standards used during the calibration process. At last, a study concerning the de-embedding methods is carried out. It is shown, that using two new standards helps to reduce the over-compensation of parasitic components
Zhao, Lv. "On the fracture of solar grade crystalline silicon wafer." Thesis, Lyon, 2016. http://www.theses.fr/2016LYSEI134/document.
The profitability of silicon solar cells is a critical point for the PV market and it requires improved electrical performance, lower wafer production costs and enhancing reliability and durability of the cells. Innovative processes are emerging that provide thinner wafers with less raw material loss. But the induced crystallinity and distribution of defects compared to the classical wafers are unclear. It is therefore necessary to develop methods of microstructural and mechanical characterization to assess the rigidity and mechanical strength of these materials. In this work, 4-point bending tests were performed under quasi-static loading. This allowed to conduct both the stiffness estimation and the rupture study. A high speed camera was set up in order to track the fracture process thanks to a 45° tilted mirror. Fractographic analysis were performed using confocal optical microscope, scanning electron microscope and atomic force microscope. Electron Back-Scatter Diffraction and Laue X-Ray diffraction were used to explore the relationship between the microstructural grains orientations/textures of our material and the observed mechanical behavior. Jointly, finite element modeling and simulations were carried out to provide auxiliary characterization tools and help to understand the involved fracture mechanism. Thanks to the experiment-simulation coupled method, we have assessed accurately the rigidity of silicon wafers stemming from different manufacturing processes. A fracture origin identification strategy has been proposed combining high speed imaging and post-mortem fractography. Fracture investigations on silicon single crystals have highlighted the deflection free (110) cleavage path, the high initial crack velocity, the velocity dependent crack front shape and the onset of front waves in high velocity crack propagation. The investigations on the fracture of multi-crystalline wafers demonstrate a systematic transgranular cracking. Furthermore, thanks to twin multi-crystalline silicon plates, we have addressed the crack path reproducibility. A special attention has been paid to the nature of the cleavage planes and the grain boundaries barrier effect. Finally, based on these observations, an extended finite element model (XFEM) has been carried out which fairly reproduces the experimental crack path
Cabbia, Marco. "(Sub)-millimeter wave on-wafer calibration and device characterization." Thesis, Bordeaux, 2021. http://www.theses.fr/2021BORD0017.
Precision measurements play a crucial role in electronic engineering, particularly in the characterization of silicon-based heterojunction bipolar transistors (HBTs) embedded into devices for THz applications using the BiCMOS technology. Thanks to ongoing innovations in terms of nanoscale technology manufacturing, devices capable of operating in the sub-millimeter wave region are becoming a reality, and need to support the demand for high frequency circuits and systems. To have accurate models at such frequencies, it is no longer possible to limit the parameter extraction below 110 GHz, and new techniques for obtaining reliable measurements of passive and active devices must be investigated.In this thesis, we examine the on-wafer S-parameters characterization of various passive test structures and SiGe HBTs in STMicroelectronics' B55 technology, up to 500 GHz. We start with an introduction of the measuring equipment usually employed for this type of analysis, then moving on to the various probe stations adopted at the IMS Laboratory, and finally focusing on calibration and deembedding techniques, reviewing the major criticalities of high-frequency characterization and comparing two on-wafer calibration algorithms (SOLT and TRL) up to the WR-2.2 band.Two photomask production runs for on-wafer characterization, both designed at IMS, are considered: we introduce a new floorplan design and evaluate its ability to limit parasitic effects as well as the effect of the environment (substrate, neighbors, and crosstalk). For our analysis, we rely on electromagnetic simulations and joint device model + probe EM simulations, both including probe models for an evaluation of measurement results closer to real-world conditions.Finally, we present some test structures to evaluate unwanted impacts on millimeter wave measurements and novel transmission line design solutions. Two promising designs are carefully studied: the "M3 layout", which aims to characterize the DUT in a single-tier calibration, and the "meander lines", which keeps the inter-probe distance constant by avoiding any sort of probe displacement during on-wafer measurements
Davy, Nil. "Optimisation du transistor bipolaire à double hétérojonction sur substrat d’InP (TBDH InP) pour circuits intégrés ultra-rapides." Electronic Thesis or Diss., Bordeaux, 2024. http://www.theses.fr/2024BORD0043.
In the era of information technology, we are witnessing a continuous increase in the volume of exchanged data. This comes with a constant need to enhance the bandwidth of optical and radio-frequency communication systems. The ongoing demand for increased bandwidth requires the design of faster circuits capable of supporting the growing data traffic. These circuits, in turn, must rely on ever-faster electronic component technologies. It is in this context that double-heterojunction bipolar transistors (DHBTs) in InP/InGaAs are developed. Thanks to the properties of III-V semiconductors, these components can operate at very high frequencies (> 500 GHz) while maintaining a relatively high breakdown voltage (> 4V).This thesis focus on improving the performance of these components. We will begin by addressing the improvement of high-frequency measurements of transistors to evaluate their frequency performance. We will delve into various choices associated with measurements (calibration, de-embedding, RF probe models) and introduce new measurement pads. In the second part, we will develop an analytical model, taking into account the specifics of the design and technology of the component. Once calibrated on measurements, this model will be used to determine the main axes for improving performance. Next, we will study the performance of several epitaxial structures with the aim of reducing electron transit time while maximizing frequency performance. A new structure, optimized to maximize the transition frequency without degrading the maximum oscillation frequency, will be proposed. Subsequently, we will investigate the physical phenomena limiting the breakdown voltage of the transistor. Finally, we will focus on the self-heating phenomenon that degrades transistor performance. We will propose a thermal resistance model and associated improvement strategies
Книги з теми "Caractérisation on-Wafer":
Rumiantsev, Andrej. On-Wafer Calibration Techniques Enabling Accurate Characterization of High-Performance Silicon Devices at the Mm-Wave Range and Beyond. River Publishers, 2022.
Rumiantsev, Andrej. On-Wafer Calibration Techniques Enabling Accurate Characterization of High-Performance Silicon Devices at the Mm-Wave Range and Beyond. River Publishers, 2019.