Artigos de revistas sobre o tema "Hardware-Aware Algorithm design"
Crie uma referência precisa em APA, MLA, Chicago, Harvard, e outros estilos
Veja os 50 melhores artigos de revistas para estudos sobre o assunto "Hardware-Aware Algorithm design".
Ao lado de cada fonte na lista de referências, há um botão "Adicionar à bibliografia". Clique e geraremos automaticamente a citação bibliográfica do trabalho escolhido no estilo de citação de que você precisa: APA, MLA, Harvard, Chicago, Vancouver, etc.
Você também pode baixar o texto completo da publicação científica em formato .pdf e ler o resumo do trabalho online se estiver presente nos metadados.
Veja os artigos de revistas das mais diversas áreas científicas e compile uma bibliografia correta.
An, Jianjing, Dezheng Zhang, Ke Xu e Dong Wang. "An OpenCL-Based FPGA Accelerator for Faster R-CNN". Entropy 24, n.º 10 (23 de setembro de 2022): 1346. http://dx.doi.org/10.3390/e24101346.
Texto completo da fonteVo, Quang Hieu, Faaiz Asim, Batyrbek Alimkhanuly, Seunghyun Lee e Lokwon Kim. "Hardware Platform-Aware Binarized Neural Network Model Optimization". Applied Sciences 12, n.º 3 (26 de janeiro de 2022): 1296. http://dx.doi.org/10.3390/app12031296.
Texto completo da fonteFung, Wing On, e Tughrul Arslan. "A power-aware algorithm for the design of reconfigurable hardware during high level placement". International Journal of Knowledge-based and Intelligent Engineering Systems 12, n.º 3 (21 de outubro de 2008): 237–44. http://dx.doi.org/10.3233/kes-2008-12306.
Texto completo da fontePetschenig, Horst, e Robert Legenstein. "Quantized rewiring: hardware-aware training of sparse deep neural networks". Neuromorphic Computing and Engineering 3, n.º 2 (26 de maio de 2023): 024006. http://dx.doi.org/10.1088/2634-4386/accd8f.
Texto completo da fonteSINHA, SHARAD, UDIT DHAWAN e THAMBIPILLAI SRIKANTHAN. "EXTENDED COMPATIBILITY PATH BASED HARDWARE BINDING: AN ADAPTIVE ALGORITHM FOR HIGH LEVEL SYNTHESIS OF AREA-TIME EFFICIENT DESIGNS". Journal of Circuits, Systems and Computers 23, n.º 09 (25 de agosto de 2014): 1450131. http://dx.doi.org/10.1142/s021812661450131x.
Texto completo da fonteGan, Jiayan, Ang Hu, Ziyi Kang, Zhipeng Qu, Zhanxiang Yang, Rui Yang, Yibing Wang, Huaizong Shao e Jun Zhou. "SAS-SEINet: A SNR-Aware Adaptive Scalable SEI Neural Network Accelerator Using Algorithm–Hardware Co-Design for High-Accuracy and Power-Efficient UAV Surveillance". Sensors 22, n.º 17 (30 de agosto de 2022): 6532. http://dx.doi.org/10.3390/s22176532.
Texto completo da fonteZhang, Yue, Shuai Jiang, Yue Cao, Jiarong Xiao, Chengkun Li, Xuan Zhou e Zhongjun Yu. "Hardware-Aware Design of Speed-Up Algorithms for Synthetic Aperture Radar Ship Target Detection Networks". Remote Sensing 15, n.º 20 (17 de outubro de 2023): 4995. http://dx.doi.org/10.3390/rs15204995.
Texto completo da fontePerleberg, Murilo, Vinicius Borges, Vladimir Afonso, Daniel Palomino, Luciano Agostini e Marcelo Porto. "6WR: A Hardware Friendly 3D-HEVC DMM-1 Algorithm and its Energy-Aware and High-Throughput Design". IEEE Transactions on Circuits and Systems II: Express Briefs 67, n.º 5 (maio de 2020): 836–40. http://dx.doi.org/10.1109/tcsii.2020.2983959.
Texto completo da fonteArif, Muhammad, Omar S. Sonbul, Muhammad Rashid, Mohsin Murad e Mohammed H. Sinky. "A Unified Point Multiplication Architecture of Weierstrass, Edward and Huff Elliptic Curves on FPGA". Applied Sciences 13, n.º 7 (25 de março de 2023): 4194. http://dx.doi.org/10.3390/app13074194.
Texto completo da fonteHsu, Bay-Yuan, Chih-Ya Shen, Hao Shan Yuan, Wang-Chien Lee e De-Nian Yang. "Social-Aware Group Display Configuration in VR Conference". Proceedings of the AAAI Conference on Artificial Intelligence 38, n.º 8 (24 de março de 2024): 8517–25. http://dx.doi.org/10.1609/aaai.v38i8.28695.
Texto completo da fontePerleberg, Murilo Roschildt, Vladimir Afonso, Ruhan Conceição, Altamiro Susin, Luciano Agostini, Marcelo Porto e Bruno Zatt. "Energy and Rate-Aware Design for HEVC Motion Estimation Based on Pareto Efficiency". Journal of Integrated Circuits and Systems 13, n.º 1 (24 de agosto de 2018): 1–12. http://dx.doi.org/10.29292/jics.v13i1.18.
Texto completo da fonteSulaiman, Muhammad Bintang Gemintang, Jin-Yu Lin, Jian-Bai Li, Cheng-Ming Shih, Kai-Cheung Juang e Chih-Cheng Lu. "SRAM-Based CIM Architecture Design for Event Detection". Sensors 22, n.º 20 (16 de outubro de 2022): 7854. http://dx.doi.org/10.3390/s22207854.
Texto completo da fonteYang, Jiacheng, Xiaoming Wang e Jianwu Dang. "On the Algorithm of the Medical Diagnostic Decision Support System under the Mobile Platform". Open Electrical & Electronic Engineering Journal 8, n.º 1 (31 de dezembro de 2014): 589–93. http://dx.doi.org/10.2174/1874129001408010589.
Texto completo da fonteDiaz, Kristian, e Ying-Khai Teh. "Design and Power Management of a Secured Wireless Sensor System for Salton Sea Environmental Monitoring". Electronics 9, n.º 4 (25 de março de 2020): 544. http://dx.doi.org/10.3390/electronics9040544.
Texto completo da fonteTrevithick, Alex, Matthew Chan, Michael Stengel, Eric Chan, Chao Liu, Zhiding Yu, Sameh Khamis, Manmohan Chandraker, Ravi Ramamoorthi e Koki Nagano. "Real-Time Radiance Fields for Single-Image Portrait View Synthesis". ACM Transactions on Graphics 42, n.º 4 (26 de julho de 2023): 1–15. http://dx.doi.org/10.1145/3592460.
Texto completo da fonteSekanina, Lukas. "Evolutionary Algorithms in Approximate Computing: A Survey". Journal of Integrated Circuits and Systems 16, n.º 2 (16 de agosto de 2021): 1–12. http://dx.doi.org/10.29292/jics.v16i2.499.
Texto completo da fonteZhao, Zhongyuan, Weiguang Sheng, Jinchao Li, Pengfei Ye, Qin Wang e Zhigang Mao. "Similarity-Aware Architecture/Compiler Co-Designed Context-Reduction Framework for Modulo-Scheduled CGRA". Electronics 10, n.º 18 (9 de setembro de 2021): 2210. http://dx.doi.org/10.3390/electronics10182210.
Texto completo da fonteGuo, Peng, Hong Ma, Ruizhi Chen e Donglin Wang. "A High-Efficiency FPGA-Based Accelerator for Binarized Neural Network". Journal of Circuits, Systems and Computers 28, supp01 (1 de dezembro de 2019): 1940004. http://dx.doi.org/10.1142/s0218126619400048.
Texto completo da fonteGao, Han, Zhangqin Huang, Xiaobo Zhang e Huapeng Yang. "Research and Design of a Decentralized Edge-Computing-Assisted LoRa Gateway". Future Internet 15, n.º 6 (27 de maio de 2023): 194. http://dx.doi.org/10.3390/fi15060194.
Texto completo da fonteDi, Xinkai, Hai-Gang Yang, Yiping Jia, Zhihong Huang e Ning Mao. "Exploring Efficient Acceleration Architecture for Winograd-Transformed Transposed Convolution of GANs on FPGAs". Electronics 9, n.º 2 (7 de fevereiro de 2020): 286. http://dx.doi.org/10.3390/electronics9020286.
Texto completo da fonteMeng, Yang. "Analysis of Performance Improvement of Real-time Internet of Things Application Data Processing in the Movie Industry Platform". Computational Intelligence and Neuroscience 2022 (10 de outubro de 2022): 1–9. http://dx.doi.org/10.1155/2022/5237252.
Texto completo da fonteLe-Tuan, Anh, Conor Hayes, Manfred Hauswirth e Danh Le-Phuoc. "Pushing the Scalability of RDF Engines on IoT Edge Devices". Sensors 20, n.º 10 (14 de maio de 2020): 2788. http://dx.doi.org/10.3390/s20102788.
Texto completo da fonteHajj, Hazem, Wassim El-Hajj, Mehiar Dabbagh e Tawfik R. Arabi. "An Algorithm-Centric Energy-Aware Design Methodology". IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22, n.º 11 (novembro de 2014): 2431–35. http://dx.doi.org/10.1109/tvlsi.2013.2289906.
Texto completo da fonteRamos, Sabela, e Torsten Hoefler. "Cache Line Aware Algorithm Design for Cache-Coherent Architectures". IEEE Transactions on Parallel and Distributed Systems 27, n.º 10 (1 de outubro de 2016): 2824–37. http://dx.doi.org/10.1109/tpds.2016.2516540.
Texto completo da fonteGoncalves, Paulo, Candido Moraes, Marcelo Porto e Guilherme Correa. "Complexity-Aware TZS Algorithm for Mobile Video Encoders". Journal of Integrated Circuits and Systems 14, n.º 3 (27 de dezembro de 2019): 1–9. http://dx.doi.org/10.29292/jics.v14i3.60.
Texto completo da fonteChen, Yi-Jung, Chia-Lin Yang e Yen-Sheng Chang. "An architectural co-synthesis algorithm for energy-aware Network-on-Chip design". Journal of Systems Architecture 55, n.º 5-6 (maio de 2009): 299–309. http://dx.doi.org/10.1016/j.sysarc.2009.02.002.
Texto completo da fonteChatterjee, Subarna, Mark F. Pekala, Lev Kruglyak e Stratos Idreos. "Limousine: Blending Learned and Classical Indexes to Self-Design Larger-than-Memory Cloud Storage Engines". Proceedings of the ACM on Management of Data 2, n.º 1 (12 de março de 2024): 1–28. http://dx.doi.org/10.1145/3639302.
Texto completo da fonteChatterjee, Subarna, Meena Jagadeesan, Wilson Qin e Stratos Idreos. "Cosine". Proceedings of the VLDB Endowment 15, n.º 1 (setembro de 2021): 112–26. http://dx.doi.org/10.14778/3485450.3485461.
Texto completo da fonteMirzaei, Shahnam, Ryan Kastner e Anup Hosangadi. "Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs". International Journal of Reconfigurable Computing 2010 (2010): 1–17. http://dx.doi.org/10.1155/2010/697625.
Texto completo da fonteSudarshan, Deeksha, Chirag Khandelwal, Linge Gowda B M, Kiran Kumar Bijjaragi e Rekha S S. "Resource Centric Analysis of RSA and ECC Algorithms on FPGA". ITM Web of Conferences 56 (2023): 01006. http://dx.doi.org/10.1051/itmconf/20235601006.
Texto completo da fonteLi, Yihang. "Sparse-Aware Deep Learning Accelerator". Highlights in Science, Engineering and Technology 39 (1 de abril de 2023): 305–10. http://dx.doi.org/10.54097/hset.v39i.6544.
Texto completo da fonteYe, Wenbin, e Ya Jun Yu. "Power Oriented Design of Linear Phase FIR Filters". Journal of Circuits, Systems and Computers 25, n.º 07 (22 de abril de 2016): 1650075. http://dx.doi.org/10.1142/s0218126616500754.
Texto completo da fonteBelakaria, Syrine, Aryan Deshwal, Nitthilan Kannappan Jayakodi e Janardhan Rao Doppa. "Uncertainty-Aware Search Framework for Multi-Objective Bayesian Optimization". Proceedings of the AAAI Conference on Artificial Intelligence 34, n.º 06 (3 de abril de 2020): 10044–52. http://dx.doi.org/10.1609/aaai.v34i06.6561.
Texto completo da fonteChoudhury, Priyanka, Kanchan Manna, Vivek Rai e Sambhu Nath Pradhan. "Thermal-Aware Partitioning and Encoding of Power-Gated FSM". Journal of Circuits, Systems and Computers 28, n.º 09 (agosto de 2019): 1950144. http://dx.doi.org/10.1142/s0218126619501445.
Texto completo da fonteWang, Rongrong, Rui Tan, Zhenyu Yan e Chris Xiaoxuan Lu. "Orientation-Aware 3D SLAM in Alternating Magnetic Field from Powerlines". Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies 7, n.º 4 (19 de dezembro de 2023): 1–25. http://dx.doi.org/10.1145/3631446.
Texto completo da fonteParane, Khyamling, B. M. Prabhu Prasad e Basavaraj Talawar. "YaNoC: Yet Another Network-on-Chip Simulation Acceleration Engine Supporting Congestion-Aware Adaptive Routing Using FPGAs". Journal of Circuits, Systems and Computers 28, n.º 12 (novembro de 2019): 1950202. http://dx.doi.org/10.1142/s0218126619502025.
Texto completo da fonteDenoyelle, Nicolas, John Tramm, Kazutomo Yoshii, Swann Perarnau e Pete Beckman. "NUMA-AWARE DATA MANAGEMENT FOR NEUTRON CROSS SECTION DATA IN CONTINUOUS ENERGY MONTE CARLO NEUTRON TRANSPORT SIMULATION". EPJ Web of Conferences 247 (2021): 04020. http://dx.doi.org/10.1051/epjconf/202124704020.
Texto completo da fonteLandmann, Christoph, e Rolf Kall. "Graphical Hardware Description as a High-Level Design Entry Method for FPGA-Based Data Acquisition Systems". Key Engineering Materials 613 (maio de 2014): 296–306. http://dx.doi.org/10.4028/www.scientific.net/kem.613.296.
Texto completo da fonteAnnaz, Fawaz. "UAV Testbed Training Platform development using Panda3d". Industrial Robot: An International Journal 42, n.º 5 (17 de agosto de 2015): 450–56. http://dx.doi.org/10.1108/ir-01-2015-0017.
Texto completo da fonteSrinath, B., Rajesh Verma, Abdulwasa Bakr Barnawi, Ramkumar Raja, Mohammed Abdul Muqeet, Neeraj Kumar Shukla, A. Ananthi Christy, C. Bharatiraja e Josiah Lange Munda. "An Investigation of Clock Skew Using a Wirelength-Aware Floorplanning Process in the Pre-Placement Stages of MSV Layouts". Electronics 10, n.º 22 (15 de novembro de 2021): 2795. http://dx.doi.org/10.3390/electronics10222795.
Texto completo da fonteRen, Jiankang, Chunxiao Liu, Chi Lin, Ran Bi, Simeng Li, Zheng Wang, Yicheng Qian, Zhichao Zhao e Guozhen Tan. "Protection Window Based Security-Aware Scheduling against Schedule-Based Attacks". ACM Transactions on Embedded Computing Systems 22, n.º 5s (9 de setembro de 2023): 1–22. http://dx.doi.org/10.1145/3609098.
Texto completo da fonteDas, Apangshu, Yallapragada C. Hareesh e Sambhu Nath Pradhan. "NSGA-II Based Thermal-Aware Mixed Polarity Dual Reed–Muller Network Synthesis Using Parallel Tabular Technique". Journal of Circuits, Systems and Computers 29, n.º 15 (2 de julho de 2020): 2020008. http://dx.doi.org/10.1142/s021812662020008x.
Texto completo da fonteYe, Yunfei, Ning Wu, Xiaoqiang Zhang, Liling Dong e Fang Zhou. "An Optimized Design for Compact Masked AES S-Box Based on Composite Field and Common Subexpression Elimination Algorithm". Journal of Circuits, Systems and Computers 27, n.º 11 (6 de junho de 2018): 1850171. http://dx.doi.org/10.1142/s0218126618501712.
Texto completo da fonteLee, Kyu-Bae, Jina Park, Eunjin Choi, Mingi Jeon e Woojoo Lee. "Developing a TEI-Aware PMIC for Ultra-Low-Power System-on-Chips". Energies 15, n.º 18 (16 de setembro de 2022): 6780. http://dx.doi.org/10.3390/en15186780.
Texto completo da fonteLIM, PILOK, KI-SEOK CHUNG e TAEWHAN KIM. "THERMAL-AWARE HIGH-LEVEL SYNTHESIS BASED ON NETWORK FLOW METHOD". Journal of Circuits, Systems and Computers 18, n.º 05 (agosto de 2009): 965–84. http://dx.doi.org/10.1142/s0218126609005472.
Texto completo da fonteChaudhry, M. A. R., Z. Asad, A. Sprintson e J. Hu. "Efficient Congestion Mitigation Using Congestion-Aware Steiner Trees and Network Coding Topologies". VLSI Design 2011 (28 de abril de 2011): 1–9. http://dx.doi.org/10.1155/2011/892310.
Texto completo da fonteG., Muneeswari, Ahilan A., Rajeshwari R, Kannan K. e John Clement Singh C. "Trust And Energy-Aware Routing Protocol for Wireless Sensor Networks Based on Secure Routing". International journal of electrical and computer engineering systems 14, n.º 9 (14 de novembro de 2023): 1015–22. http://dx.doi.org/10.32985/ijeces.14.9.6.
Texto completo da fonteCiuffoletti, Augusto. "Power-Aware Synchronization of a Software Defined Clock". Journal of Sensor and Actuator Networks 8, n.º 1 (18 de janeiro de 2019): 11. http://dx.doi.org/10.3390/jsan8010011.
Texto completo da fonteTan, Junyan, e Chunhua Cai. "An Efficient Partitioning Algorithm Based on Hypergraph for 3D Network-On-Chip Architecture Floorplanning". Journal of Circuits, Systems and Computers 28, n.º 05 (maio de 2019): 1950075. http://dx.doi.org/10.1142/s0218126619500750.
Texto completo da fonteYoon, Hyejung, Kyungwoon Cho e Hyokyung Bahn. "Storage Type and Hot Partition Aware Page Reclamation for NVM Swap in Smartphones". Electronics 11, n.º 3 (27 de janeiro de 2022): 386. http://dx.doi.org/10.3390/electronics11030386.
Texto completo da fonte