Zaloguj się

Gotowe bibliografie tematyczne / Reconfigurable logic gates

Spis treści

Artykuły w czasopismach
Rozprawy doktorskie
Książki
Części książek
Streszczenia konferencji

Gotowa bibliografia na temat „Reconfigurable logic gates”

Autor: Grafiati

Data publikacji: 23 listopada 2024

Utwórz poprawne odniesienie w stylach APA, MLA, Chicago, Harvard i wielu innych

Wybierz rodzaj źródła:

Zobacz listy aktualnych artykułów, książek, rozpraw, streszczeń i innych źródeł naukowych na temat „Reconfigurable logic gates”.

Przycisk „Dodaj do bibliografii” jest dostępny obok każdej pracy w bibliografii. Użyj go – a my automatycznie utworzymy odniesienie bibliograficzne do wybranej pracy w stylu cytowania, którego potrzebujesz: APA, MLA, Harvard, Chicago, Vancouver itp.

Możesz również pobrać pełny tekst publikacji naukowej w formacie „.pdf” i przeczytać adnotację do pracy online, jeśli odpowiednie parametry są dostępne w metadanych.

Artykuły w czasopismach na temat "Reconfigurable logic gates"

1

Vlădescu, Elena, i Daniela Dragoman. "Reconfigurable Plasmonic Logic Gates". Plasmonics 13, nr 6 (20.03.2018): 2189–95. http://dx.doi.org/10.1007/s11468-018-0737-z.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

2

Luo, Shijiang, Min Song, Xin Li, Yue Zhang, Jeongmin Hong, Xiaofei Yang, Xuecheng Zou, Nuo Xu i Long You. "Reconfigurable Skyrmion Logic Gates". Nano Letters 18, nr 2 (23.01.2018): 1180–84. http://dx.doi.org/10.1021/acs.nanolett.7b04722.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

3

Díaz-Díaz, Irwin, i Eric Campos. "Toward a Voltage Reconfigurable Logic Gate". Memorias del Congreso Nacional de Control Automático 6, nr 1 (27.10.2023): 503–6. http://dx.doi.org/10.58571/cnca.amca.2023.107.

Pełny tekst źródła

Streszczenie:

Currently, novel approaches are being developed to overcome the imminent Moore's law failure. The techniques attempt to gain greater computing power by reducing the number of transistors. This work presents the simulation of a reconfigurable voltage logic gate based on the equation of a plane. The proposal is achieved by using two variables of the equation of a plane as inputs and the other as output. The proposed circuit can perform the NAND and NOR logic gates, known as universal logic gates. The simulation results show the feasibility of the proposed reconfigurable logic gate. Also, the presented circuit is compatible with the transistor-transistor-logic and can be modified to implement other logic gates by changing a voltage level.

Style APA, Harvard, Vancouver, ISO itp.

4

Qi, Mingxuan, Peijun Shi, Xiaokang Zhang, Shuang Cui, Yuan Liu, Shihua Zhou i Qiang Zhang. "Reconfigurable DNA triplex structure for pH responsive logic gates". RSC Advances 13, nr 15 (2023): 9864–70. http://dx.doi.org/10.1039/d3ra00536d.

Pełny tekst źródła

Streszczenie:

We constructed pH-responsive logic gates through substrate conformational change that uses two types of logic calculations, ‘AND’ and ‘OR’. Our logic gates necessitate fewer substrates when two types of logic calculations are needed.

Style APA, Harvard, Vancouver, ISO itp.

5

Medina‐Santiago, A., Mario Alfredo Reyes‐Barranca, Ignacio Algredo‐Badillo, Alfonso Martinez Cruz, Kelsey Alejandra Ramírez Gutiérrez i Adrián Eleazar Cortés‐Barrón. "Reconfigurable arithmetic logic unit designed with threshold logic gates". IET Circuits, Devices & Systems 13, nr 1 (24.05.2018): 21–30. http://dx.doi.org/10.1049/iet-cds.2018.0046.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

6

Zou, Jianping, Kang Zhang, Weifan Cai, Tupei Chen, Arokia Nathan i Qing Zhang. "Optical-reconfigurable carbon nanotube and indium-tin-oxide complementary thin-film transistor logic gates". Nanoscale 10, nr 27 (2018): 13122–29. http://dx.doi.org/10.1039/c8nr01358f.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

7

Rothenbuhler, Adrian, Thanh Tran, Elisa Smith, Vishal Saxena i Kristy Campbell. "Reconfigurable Threshold Logic Gates using Memristive Devices". Journal of Low Power Electronics and Applications 3, nr 2 (24.05.2013): 174–93. http://dx.doi.org/10.3390/jlpea3020174.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

8

Raitza, Michael, Steffen Marcker, Jens Trommer, Andre Heinzig, Sascha Kluppelholz, Christel Baier i Akash Kumar. "Quantitative Characterization of Reconfigurable Transistor Logic Gates". IEEE Access 8 (2020): 112598–614. http://dx.doi.org/10.1109/access.2020.3001352.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

9

Yang, Liu, Wendi Li, Ying Tao, Kaifeng Dong, Fang Jin i Huihui Li. "Reconfigurable and reusable skyrmion logic gates with circular track". AIP Advances 13, nr 2 (1.02.2023): 025227. http://dx.doi.org/10.1063/9.0000402.

Pełny tekst źródła

Streszczenie:

Magnetic skyrmion, a nano-sized spin texture with topological property, have the potential to develop high-density, low-power, and multifunctional spintronic devices. To realize the reconfiguration of a single logic device and the implementation of the complete logic functions, a new reconfigurable and reusable skyrmion logic is proposed and verified by micromagnetic simulation. Logic functions including AND, OR, NOT, NAND and NOR are realized in ferromagnetic (FM) nanotrack by skyrmion-edge repulsions and the voltage control of magnetic anisotropy (VCMA) effect. The working state of the potential well can be controlled by the link of the input signals, thus changing the function type. In addition, through reusing skyrmion in circular track, the energy required for creation and deletion is reduced. This work can provide guidance for the design and optimization of reconfigurable and reusable logic devices with circular track based on skyrmion.

Style APA, Harvard, Vancouver, ISO itp.

10

Zhang, Yuqing, Zheng Peng, Zhicheng Wang, Yilu Wu, Yuqi Hu, Jiagui Wu i Junbo Yang. "Non-Volatile Reconfigurable Compact Photonic Logic Gates Based on Phase-Change Materials". Nanomaterials 13, nr 8 (15.04.2023): 1375. http://dx.doi.org/10.3390/nano13081375.

Pełny tekst źródła

Streszczenie:

Photonic logic gates have important applications in fast data processing and optical communication. This study aims to design a series of ultra-compact non-volatile and reprogrammable photonic logic gates based on the Sb2Se3 phase-change material. A direct binary search algorithm was adopted for the design, and four types of photonic logic gates (OR, NOT, AND, and XOR) are created using silicon-on-insulator technology. The proposed structures had very small sizes of 2.4 μm × 2.4 μm. Three-dimensional finite-difference time-domain simulation results show that, in the C-band near 1550 nm, the OR, NOT, AND, and XOR gates exhibit good logical contrast of 7.64, 6.1, 3.3, and 18.92 dB, respectively. This series of photonic logic gates can be applied in optoelectronic fusion chip solutions and 6G communication systems.

Style APA, Harvard, Vancouver, ISO itp.

Więcej źródeł

Rozprawy doktorskie na temat "Reconfigurable logic gates"

1

Ting, Darwin Ta-Yueh. "Reconfigurable Threshold Logic Gates Implemented in Nanoscale Double-Gate MOSFETs". Ohio University / OhioLINK, 2008. http://rave.ohiolink.edu/etdc/view?acc_num=ohiou1219672300.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

2

Zaghloul, Yasser A. "Polarization based digital optical representation, gates, and processor". Diss., Georgia Institute of Technology, 2011. http://hdl.handle.net/1853/43675.

Pełny tekst źródła

Streszczenie:

A complete all-optical-processing polarization-based binary-logic system, by which any logic gate or processor could be implemented, was proposed. Following the new polarization-based representation, a new Orthoparallel processing technique that allows for the creation of all-optical-processing gates that produce a unique output once in a truth table, was developed. This representation allows for the implementation of all basic 16 logic gates, including the NAND and NOR gates that can be used independently to represent any Boolean expression or function. In addition, the concept of a generalized gate is presented, which opens the door for reconfigurable optical processors and programmable optical logic gates. The gates can be cascaded, where the information is always on the laser beam. The polarization of the beam, and not its intensity, carries the information. The new methodology allows for the creation of multiple-input-multiple-output processors that implement, by itself, any Boolean function, such as specialized or non-specialized microprocessors. The Rail Road (RR) architecture for polarization optical processors (POP) is presented. All the control inputs are applied simultaneously, leading to a single time lag, which leads to a very-fast and glitch-immune POP. A simple and easy-to-follow step-by-step design algorithm is provided for the POP, and design reduction methodologies are discussed. The algorithm lends itself systematically to software programming and computer-assisted design. A completely passive optical switch was also proposed. The switch is used to design completely passive optical gates, including the NAND gate, with their operational speeds only bound by the input beams prorogation delay. The design is used to demonstrate various circuits including the RS latch. Experimental data is reported for the NAND and the Universal gate operating with different functionality. A minute error is recorded in different cases, which can be easily eliminated by a more dedicated manufacturing process. Finally, some field applications are discussed and a comparison between all proposed systems and the current semiconductor devices is conducted based on multiple factors, including, speed, lag, and heat generation.

Style APA, Harvard, Vancouver, ISO itp.

3

Dell'Ova, Florian. "Étude de la photoluminescence non linéaire dans des microcavités plasmoniques d’or". Electronic Thesis or Diss., Bourgogne Franche-Comté, 2024. http://www.theses.fr/2024UBFCK038.

Pełny tekst źródła

Streszczenie:

Ce travail de thèse est consacré à l'étude détaillée de la photoluminescence non linéaire émise par des microcavités plasmoniques modales en or. Aujourd’hui encore, l’origine de cette émission lumineuse secondaire fait débat et de nombreuses recherches tentent d’identifier les mécanismes physiques impliqués. Nos résultats démontrent sans ambiguïté le rôle de la dynamique thermique du bain d'électrons chauds, généré par l'absorption d'impulsions laser femtosecondes, dans le processus d'émission non linéaire. Ce travail de thèse est consacré à l'étude détaillée de la photoluminescence non linéaire émise par des microcavités plasmoniques modales en or. Aujourd’hui encore, l’origine de cette émission lumineuse secondaire fait débat et de nombreuses recherches tentent d’identifier les mécanismes physiques impliqués. Nos résultats démontrent sans ambiguïté le rôle de la dynamique thermique du bain d'électrons chauds, généré par l'absorption d'impulsions laser femtosecondes, dans le processus d'émission non linéaire
This thesis work is devoted to the detailed study of nonlinear photoluminescence emitted by gold modal plasmonic microcavities. Even today, the origin of this secondary light emission is debated, and numerous research attempts to identify the physical mechanisms involved. Our results unambiguously demonstrate the predominant role of the thermal dynamics of the hot electrons bath, generated by the absorption of femtosecond laser pulses, in the nonlinear emission process. Furthermore, our work shows that this secondary emission of light is intrinsically linked to the rich plasmonic landscape offered by this type of structures. We therefore propose several methods based on electrical and optical controls to redistribute the generation of nonlinear photoluminescence within the plasmonic cavity. Finally, these results allowed us to develop an all-optical reconfigurable logic gate capable of performing simple arithmetic and logic operations

Style APA, Harvard, Vancouver, ISO itp.

4

Han, Yi. "Development of nonlinear reconfigurable control of reconfigurable plants using the FPGA technology". Thesis, [S.l. : s.n.], 2008. http://dk.cput.ac.za/cgi/viewcontent.cgi?article=1011&context=td_cput.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

5

Milliord, Corey. "Dynamic Voting Schemes to Enhance Evolutionary Repair in Reconfigurable Logic Devices". Honors in the Major Thesis, University of Central Florida, 2005. http://digital.library.ucf.edu/cdm/ref/collection/ETH/id/780.

Pełny tekst źródła

Streszczenie:

This item is only available in print in the UCF Libraries. If this is your Honors Thesis, you can help us make it available online for use by researchers around the world by following the instructions on the distribution consent form at http://library.ucf
Bachelors
Engineering and Computer Science
Computer Engineering

Style APA, Harvard, Vancouver, ISO itp.

6

Sedaghat, Maman Reza. "Fault emulation reconfigurable hardware based fault simulation using logic emulation systems with optimized mapping /". [S.l. : s.n.], 1999. http://deposit.ddb.de/cgi-bin/dokserv?idn=95853893X.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

7

Schlottmann, Craig Richard. "Analog signal processing on a reconfigurable platform". Thesis, Atlanta, Ga. : Georgia Institute of Technology, 2009. http://hdl.handle.net/1853/29623.

Pełny tekst źródła

Streszczenie:

Thesis (M. S.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2010.
Committee Chair: Hasler, Paul; Committee Member: Anderson, David; Committee Member: Ghovanloo, Maysam. Part of the SMARTech Electronic Thesis and Dissertation Collection.

Style APA, Harvard, Vancouver, ISO itp.

8

Parris, Matthew. "OPTIMIZING DYNAMIC LOGIC REALIZATIONS FOR PARTIAL RECONFIGURATION OF FIELD PROGRAMMABLE GATE ARRAYS". Master's thesis, University of Central Florida, 2008. http://digital.library.ucf.edu/cdm/ref/collection/ETD/id/4128.

Pełny tekst źródła

Streszczenie:

Many digital logic applications can take advantage of the reconfiguration capability of Field Programmable Gate Arrays (FPGAs) to dynamically patch design flaws, recover from faults, or time-multiplex between functions. Partial reconfiguration is the process by which a user modifies one or more modules residing on the FPGA device independently of the others. Partial Reconfiguration reduces the granularity of reconfiguration to be a set of columns or rectangular region of the device. Decreasing the granularity of reconfiguration results in reduced configuration filesizes and, thus, reduced configuration times. When compared to one bitstream of a non-partial reconfiguration implementation, smaller modules resulting in smaller bitstream filesizes allow an FPGA to implement many more hardware configurations with greater speed under similar storage requirements. To realize the benefits of partial reconfiguration in a wider range of applications, this thesis begins with a survey of FPGA fault-handling methods, which are compared using performance-based metrics. Performance analysis of the Genetic Algorithm (GA) Offline Recovery method is investigated and candidate solutions provided by the GA are partitioned by age to improve its efficiency. Parameters of this aging technique are optimized to increase the occurrence rate of complete repairs. Continuing the discussion of partial reconfiguration, the thesis develops a case-study application that implements one partial reconfiguration module to demonstrate the functionality and benefits of time multiplexing and reveal the improved efficiencies of the latest large-capacity FPGA architectures. The number of active partial reconfiguration modules implemented on a single FPGA device is increased from one to eight to implement a dynamic video-processing architecture for Discrete Cosine Transform and Motion Estimation functions to demonstrate a 55-fold reduction in bitstream storage requirements thus improving partial reconfiguration capability.
M.S.Cp.E.
School of Electrical Engineering and Computer Science
Engineering and Computer Science
Computer Engineering MSCpE

Style APA, Harvard, Vancouver, ISO itp.

9

Al-aqeeli, Abulqadir. "Reconfigurable wavelet-based architecture for pattern recognition applications using a field programmable gate array". Ohio University / OhioLINK, 1998. http://rave.ohiolink.edu/etdc/view?acc_num=ohiou1177008904.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

10

Varadharajan, Swetha. "Digital and Analog Applications of Double Gate Mosfets". Ohio University / OhioLINK, 2005. http://rave.ohiolink.edu/etdc/view?acc_num=ohiou1132759182.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Książki na temat "Reconfigurable logic gates"

1

C, Dorf Richard, red. Field-programmable gate arrays: Reconfigurable logic for rapid prototyping and implementation of digital systems. New York: Wiley, 1995.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

2

International Workshop on Field-Programmable Logic and Applications (10th 2000 Villach, Austria). Field-programmable logic and applications: The roadmap to reconfigurable computing : 10th international conference, FPL 2000, Villach, Austria, August 27-30, 2000 : proceedings. Berlin: Springer, 2000.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

3

International Workshop on Field-Programmable Logic and Applications (10th 2000 Villach, Austria). Field programmable logic and applications: The roadmap to reconfigurable computing : 10th international conference, FPL 2000, Villach, Austria, August 27-31, 2000 : proceedings. New York: Springer, 2000.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

4

International Conference on Field-Programmable Logic and Applications (12th 2002 Montpellier, France). Field-programmable logic and applications: Reconfigurable computing id going mainstream :12th International Conference, FPL 2002, Montpellier, France, September 2-4, 2002 : proceedings. Berlin: Springer, 2002.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

5

John, Schewel, i Society of Photo-optical Instrumentation Engineers., red. High-speed computing, digital signal processing, and filtering using reconfigurable logic: 20-21 November 1996, Boston, Massachusetts. Bellingham, Wash., USA: SPIE, 1996.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

6

John, Schewel, i Society of Photo-optical Instrumentation Engineers., red. Field programmable gate arrays (FPGAs) for fast board development and reconfigurable computing: 25-26 October, 1995, Philadelphia, Pennsylvania. Bellingham, Wash: SPIE, 1995.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

7

IEEE International Conference on Reconfigurable Computing (3rd 2006 San Luis Potosí, Mexico). Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's: ReConFig 2006 : 20-22 September 2006, San Luis Potosi, Mexico. Piscataway, NJ: IEEE, 2006.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

8

Gaillardon, Pierre-Emmanuel. Reconfigurable Logic: Architecture, Tools, and Applications. Taylor & Francis Group, 2018.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

9

Gaillardon, Pierre-Emmanuel. Reconfigurable Logic: Architecture, Tools, and Applications. Taylor & Francis Group, 2018.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

10

Gaillardon, Pierre-Emmanuel. Reconfigurable Logic: Architecture, Tools, and Applications. Taylor & Francis Group, 2018.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Więcej źródeł

Części książek na temat "Reconfigurable logic gates"

1

Watanabe, Minoru, i Fuminori Kobayashi. "A High-Density Optically Reconfigurable Gate Array Using Dynamic Method". W Field Programmable Logic and Application, 261–69. Berlin, Heidelberg: Springer Berlin Heidelberg, 2004. http://dx.doi.org/10.1007/978-3-540-30117-2_28.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

2

O’Connor, Ian, Ilham Hassoune i David Navarro. "Fine-Grain Reconfigurable Logic Cells Based on Double-Gate MOSFETs". W IFIP Advances in Information and Communication Technology, 97–113. Berlin, Heidelberg: Springer Berlin Heidelberg, 2010. http://dx.doi.org/10.1007/978-3-642-12267-5_6.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

3

Capmany, José, i Daniel Pérez. "Field Programmable Photonic Gate Arrays". W Programmable Integrated Photonics, 301–30. Oxford University Press, 2020. http://dx.doi.org/10.1093/oso/9780198844402.003.0009.

Pełny tekst źródła

Streszczenie:

The field programmable photonic gate array (FPPGA) is an integrated photonic device/subsystem that operates similarly to a field programmable gate array in electronics. It is a set of programmable photonics analogue blocks (PPABs) and of reconfigurable photonic interconnects (RPIs) implemented over a photonic chip. The PPABs provide the building blocks for implementing basic optical analogue operations (reconfigurable/independent power splitting and phase shifting). Broadly they enable reconfigurable processing just like configurable logic elements (CLE) or programmable logic blocks (PLBs) carry digital operations in electronic FPGAs or configurable analogue blocks (CABs) carry analogue operations in electronic field programmable analogue arrays (FPAAs). Reconfigurable interconnections between PPABs are provided by the RPIs. This chapter presents basic principles of integrated FPPGAs. It describes their main building blocks and discusses alternatives for their high-level layouts, design flow, technology mapping and physical implementation. Finally, it shows that waveguide meshes lead naturally to a compact solution.

Style APA, Harvard, Vancouver, ISO itp.

4

Véstias, Mário Pereira. "Field-Programmable Gate Array". W Encyclopedia of Information Science and Technology, Fifth Edition, 257–70. IGI Global, 2021. http://dx.doi.org/10.4018/978-1-7998-3479-3.ch020.

Pełny tekst źródła

Streszczenie:

Field-programmable gate arrays (FPGAs) are integrated circuits whose logic and their interconnections are configurable. These devices are field-programmable, that is, they can be configured by the hardware designer without any intervention of the manufacturer. Most FPGAs can be reprogrammed as many times as we want with a vast variety of digital circuits. Some recent FPGA families are system-on-chips (SoC) with one or more microprocessor cores, memory, cache, and reconfigurable logic allowing the implementation of complex hardware/software systems in a single programmable device. This article focuses on the architecture of FPGAs, including the so called SoC FPGA. It explains the main blocks of the FPGA, how they have evolved along the last decades and the perspectives of next generation FPGAs. It also describes some applicability areas and how its architecture have evolved to adapt to some of these target markets.

Style APA, Harvard, Vancouver, ISO itp.

5

Ben Salem, Ahmed Karim, Hedi Abdelkrim i Slim Ben Saoud. "Flexible Implementation of Industrial Real-Time Servo Drive System". W Reconfigurable Embedded Control Systems, 476–508. IGI Global, 2011. http://dx.doi.org/10.4018/978-1-60960-086-0.ch018.

Pełny tekst źródła

Streszczenie:

The research presented in this chapter deals with the design and implementation of Real-Time (RT) control systems applying advanced Field Programmable Gate Array (FPGAs). The chapter proposes a promising flexible architecture that uses RT Operating System (RTOS) and ready-to-use Intellectual Properties (IPs). The authors detail an approach that uses software closed control loop function blocks (FB), running on embedded processor cores. These FBs implement the different control drive sub-modules into RTOS tasks of the execution environment, where each task has to be executed under well defined conditions. Two RTOSes are evaluated: µC-OS/II and Xilkernel. The FPGA embedded processor cores are combined with reconfigurable logic and dedicated resources on the FPGA. This System-on-Chip (SoC) has been applied to electric motors drive. A comparative analysis, in terms of speed and cost, is carried-out between various hardware/software FPGA-based architectures, in order to enhance flexibility without sacrificing performance and increasing cost. Case studies results validate successfully the feasibility and the efficiency of the flexible approach for new and more complex control algorithms. The performance and flexibility of FPGA-based motor controllers are enhanced with the reliability and modularity of the introduced RTOS support.

Style APA, Harvard, Vancouver, ISO itp.

6

Harb, Naim, Smail Niar i Mazen A. R. Saghir. "Dynamically Reconfigurable Embedded Architectures for Safe Transportation Systems". W Advances in Systems Analysis, Software Engineering, and High Performance Computing, 347–71. IGI Global, 2014. http://dx.doi.org/10.4018/978-1-4666-6194-3.ch014.

Pełny tekst źródła

Streszczenie:

Embedded system designers are increasingly relying on Field Programmable Gate Arrays (FPGAs) as target design platforms. Today's FPGAs provide high levels of logic density and rich sets of embedded hardware components. They are also inherently flexible and can be easily and quickly modified to meet changing applications or system requirements. On the other hand, FPGAs are generally slower and consume more power than Application-Specific Integrated Circuits (ASICs). However, advances in FPGA architectures, such as Dynamic Partial Reconfiguration (DPR), are helping bridge this gap. DPR enables a portion of an FPGA device to be reconfigured while the device is still operating. This chapter explores the advantage of using the DPR feature in an automotive system. The authors implement a Driver Assistant System (DAS) based on a Multiple Target Tracking (MTT) algorithm as the automotive base system. They show how the DAS architecture can be adjusted dynamically to different scenario situations to provide interesting functionalities to the driver.

Style APA, Harvard, Vancouver, ISO itp.

7

Mukhopadhyay, Sumitra, i Soumyadip Das. "A System on Chip Development of Customizable GA Architecture for Real Parameter Optimization Problem". W Handbook of Research on Natural Computing for Optimization Problems, 66–102. IGI Global, 2016. http://dx.doi.org/10.4018/978-1-5225-0058-2.ch004.

Pełny tekst źródła

Streszczenie:

This chapter presents the design and development of a hardware based architecture of Evolutionary Algorithm for solving both the unimodal and multimodal fixed point real parameter optimization problems. Here a modular architecture has been proposed to provide a tradeoff between real time performance and flexibility and to work as a resource efficient reconfigurable device. The evolutionary algorithm used here is Genetic Algorithm. Prototype implementation of the algorithm has been performed on a system-on-chip field programmable gate array. The notable feature of the architecture is the capability of optimizing a wide class of functions with minimum or no change in the synthesized hardware. The architecture has been tested with ten benchmark problems and it has been observed that for different optimization problems the synthesized target requires maximum of 5% logic slice utilization, 2% of the available block RAMs and 2% of the DSP48 utilization in Xilinx Virtex IV (ML401, XC4VLX25) board.

Style APA, Harvard, Vancouver, ISO itp.

8

Calore, Enrico, i Sebastiano Fabio Schifano. "Porting a Lattice Boltzmann Simulation to FPGAs Using OmpSs". W Parallel Computing: Technology Trends. IOS Press, 2020. http://dx.doi.org/10.3233/apc200100.

Pełny tekst źródła

Streszczenie:

Reconfigurable computing, exploiting Field Programmable Gate Arrays (FPGA), has become of great interest for both academia and industry research thanks to the possibility to greatly accelerate a variety of applications. The interest has been further boosted by recent developments of FPGA programming frameworks which allows to design applications at a higher-level of abstraction, for example using directive based approaches. In this work we describe our first experiences in porting to FPGAs an HPC application, used to simulate Rayleigh-Taylor instability of fluids with different density and temperature using Lattice Boltzmann Methods. This activity is done in the context of the FET HPC H2020 EuroEXA project which is developing an energyefficient HPC system, at exa-scale level, based on Arm processors and FPGAs. In this work we use the OmpSs directive based programming model, one of the models available within the EuroEXA project. OmpSs is developed by the Barcelona Supercomputing Center (BSC) and allows to target FPGA devices as accelerators, but also commodity CPUs and GPUs, enabling code portability across different architectures. In particular, we describe the initial porting of this application, evaluating the programming efforts required, and assessing the preliminary performances on a Trenz development board hosting a Xilinx Zynq UltraScale+ MPSoC embedding a 16nm FinFET+ programmable logic and a multi-core Arm CPU.

Style APA, Harvard, Vancouver, ISO itp.

Streszczenia konferencji na temat "Reconfigurable logic gates"

1

Sui, Bing-cai, Ya-qing Chi, Hai-liang Zhou, Zuo-cheng Xing i Liang Fang. "Reconfigurable single-electron transistor logic gates". W 2008 9th International Conference on Solid-State and Integrated-Circuit Technology (ICSICT). IEEE, 2008. http://dx.doi.org/10.1109/icsict.2008.4734593.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

2

Goddard, Lynford L., Jeffrey S. Kallman i Tiziana C. Bond. "Rapidly reconfigurable all-optical universal logic gates". W Optics East 2006, redaktorzy Joachim Piprek i Jian Jim Wang. SPIE, 2006. http://dx.doi.org/10.1117/12.686169.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

3

Thanh Tran, Adrian Rothenbuhler, Elisa H. Barney Smith, Vishal Saxena i Kristy A. Campbell. "Reconfigurable Threshold Logic Gates using memristive devices". W 2012 IEEE Subthreshold Microelectronics Conference (SubVT). IEEE, 2012. http://dx.doi.org/10.1109/subvt.2012.6404301.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

4

Kuttappa, Ragh, Lunal Khuon, Bahram Nabet i Baris Taskin. "Reconfigurable threshold logic gates using optoelectronic capacitors". W 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 2017. http://dx.doi.org/10.23919/date.2017.7927060.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

5

Donghyeok Bae, Jaehong Park, Maengkyu Kim, Yongsik Jeong i Kyounghoon Yang. "RTD-based reconfigurable logic gates for programmable logic array applications". W 2016 Compound Semiconductor Week (CSW) [Includes 28th International Conference on Indium Phosphide & Related Materials (IPRM) & 43rd International Symposium on Compound Semiconductors (ISCS)]. IEEE, 2016. http://dx.doi.org/10.1109/iciprm.2016.7528573.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

6

Dery, Hanan, Hui Wu, Berkehan Ciftcioglu, Michael Huang, Yang Song, Roland K. Kawakami, Jing Shi i in. "Reconfigurable nanoelectronics using graphene based spintronic logic gates". W SPIE NanoScience + Engineering, redaktorzy Henri-Jean M. Drouhin, Jean-Eric Wegrowe i Manijeh Razeghi. SPIE, 2011. http://dx.doi.org/10.1117/12.890318.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

7

Papandroulidakis, G., A. Khiat, A. Serb, S. Stathopoulos, L. Michalas i T. Prodromakis. "Metal Oxide-enabled Reconfigurable Memristive Threshold Logic Gates". W 2018 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2018. http://dx.doi.org/10.1109/iscas.2018.8351192.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

8

Johnson, Mark, Jindong Song, Jinki Hong i Joonyeon Chang. "Magnetic field controlled reconfigurable logic gates with integrated nanomagnets". W SPIE NanoScience + Engineering, redaktorzy Henri-Jean Drouhin, Jean-Eric Wegrowe i Manijeh Razeghi. SPIE, 2013. http://dx.doi.org/10.1117/12.2024409.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

9

Zhu, Haotong, Guihai Yu, Zheng Zhou, Xiaoxin Xie, Haozhang Yang, Peng Huang, Xiaoyan Liu i Jinfeng Kang. "Reconfigurable Optoelectronic Logic Gates Based on Complementary FDSOI-Based Phototransistor". W 2024 International Conference on Solid State Devices and Materials. The Japan Society of Applied Physics, 2024. http://dx.doi.org/10.7567/ssdm.2024.n-7-04.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

10

Su, Tung-Yu. "P9 A Design Flow of Combined Logic Circuits with Reconfigurable Electro-optical Logic Gates". W 2023 IEEE Silicon Photonics Conference (SiPhotonics). IEEE, 2023. http://dx.doi.org/10.1109/siphotonics55903.2023.10141939.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Oferujemy zniżki na wszystkie plany premium dla autorów, których prace zostały uwzględnione w tematycznych zestawieniach literatury. Skontaktuj się z nami, aby uzyskać unikalny kod promocyjny!