Gotowa bibliografia na temat „Parallel computers Evaluation”

Utwórz poprawne odniesienie w stylach APA, MLA, Chicago, Harvard i wielu innych

Wybierz rodzaj źródła:

Zobacz listy aktualnych artykułów, książek, rozpraw, streszczeń i innych źródeł naukowych na temat „Parallel computers Evaluation”.

Przycisk „Dodaj do bibliografii” jest dostępny obok każdej pracy w bibliografii. Użyj go – a my automatycznie utworzymy odniesienie bibliograficzne do wybranej pracy w stylu cytowania, którego potrzebujesz: APA, MLA, Harvard, Chicago, Vancouver itp.

Możesz również pobrać pełny tekst publikacji naukowej w formacie „.pdf” i przeczytać adnotację do pracy online, jeśli odpowiednie parametry są dostępne w metadanych.

Artykuły w czasopismach na temat "Parallel computers Evaluation"

1

Choudhary, A., Wei-Keng Liao, D. Weiner, P. Varshney, R. Linderman, M. Linderman i R. Brown. "Design, implementation and evaluation of parallel pipelined STAP on parallel computers". IEEE Transactions on Aerospace and Electronic Systems 36, nr 2 (kwiecień 2000): 528–48. http://dx.doi.org/10.1109/7.845238.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
2

Moorthi, M. Narayana, i R. Manjula. "Performance Evaluation and Analysis of Parallel Computers Workload". International Journal of Grid and Distributed Computing 9, nr 1 (31.01.2016): 127–34. http://dx.doi.org/10.14257/ijgdc.2016.9.1.13.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
3

TOUYAMA, TAKAYOSHI, i SUSUMU HORIGUCHI. "PERFORMANCE EVALUATION OF PRACTICAL PARALLEL COMPUTER MODEL LogPQ". International Journal of Foundations of Computer Science 12, nr 03 (czerwiec 2001): 325–40. http://dx.doi.org/10.1142/s0129054101000515.

Pełny tekst źródła
Streszczenie:
The present super computer will be replaced by a massively parallel computer consisting of a large number of processing elements which satisfy the continuous increasing depend for computing power. Practical parallel computing model has been expected to develop efficient parallel algorithms on massively parallel computers. Thus, we have presented a practical parallel computation model LogPQ by taking account of communication queues into the LogP model. This paper addresses the performance of a parallel matrix multiplication algorithm using LogPQ and LogP models. The parallel algorithm is implemented on Cray T3E and the parallel performances are compared with on the old machine CM-5. This shows that the communication network of T3E has superior buffering behavior than CM-5, in which we don't need to prepare extra buffering on T3E. Although, a little effect remains for both of the send and receive bufferings. On the other hand, the effect of message size remains, which shows the necessity of the overhead and gap proportional to the message size.
Style APA, Harvard, Vancouver, ISO itp.
4

KRUSCHE, PETER. "EXPERIMENTAL EVALUATION OF BSP PROGRAMMING LIBRARIES". Parallel Processing Letters 18, nr 01 (marzec 2008): 7–21. http://dx.doi.org/10.1142/s0129626408003193.

Pełny tekst źródła
Streszczenie:
The model of bulk-synchronous parallel computation (BSP) helps to implement portable general purpose algorithms while maintaining predictable performance on different parallel computers. Nevertheless, when programming in ‘BSP style’, the running time of the implementation of an algorithm can be very dependent on the underlying communication library. In this study, an overview of existing approaches to practical BSP programming in C/C++ or Fortran is given and benchmarks were run for the two main BSP-like communication libraries, the Oxford BSP Toolset and PUB. Furthermore, a memory efficient matrix multiplication algorithm was implemented and used to compare their performance on different parallel computers and to evaluate the compliance with predictions by theoretical results.
Style APA, Harvard, Vancouver, ISO itp.
5

Onbasioglu, E., i Y. Paker. "A comparative workload-based methodology for performance evaluation of parallel computers". Future Generation Computer Systems 12, nr 6 (czerwiec 1997): 521–45. http://dx.doi.org/10.1016/s0167-739x(97)83070-1.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
6

Furht, B. "A contribution to classification and evaluation of structures for parallel computers". Microprocessing and Microprogramming 25, nr 1-5 (styczeń 1989): 203–8. http://dx.doi.org/10.1016/0165-6074(89)90196-8.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
7

BLÖTE, H. W. J. "Statistical Mechanics and Special-Purpose Computers". International Journal of Modern Physics C 02, nr 01 (marzec 1991): 14–20. http://dx.doi.org/10.1142/s0129183191000032.

Pełny tekst źródła
Streszczenie:
A number of special-purpose computers (SPC’s) have been built in the last two decades, and more are under construction. In parallel with the evolution of generalpurpose computers, the capacity of the fastest SPC’s has grown considerably in this period. The increase of speed is partly due to the availability of faster components, but even more important is the introduction of new architectures using pipelining and parallel processing. Apart from becoming faster on the average, a pronounced diversification has taken place in SPC’s which does not only affect their speed but also their versatility and, of course, their cost. An evaluation of SPC performances and costs in comparison with general-purpose supercomputers shows that, under certain circumstances, SPC’s can play a very useful role. They enable calculations that would not be feasible otherwise, because of excessive costs. However, the effort needed to build even a relatively simple SPC can easily be underestimated.
Style APA, Harvard, Vancouver, ISO itp.
8

Sueyoshi, Toshinori, Keizo Saisho i Itsujiro Arita. "Performance evaluation of the binary tree access mechanism in mimd type parallel computers". Systems and Computers in Japan 17, nr 9 (1986): 47–57. http://dx.doi.org/10.1002/scj.4690170906.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
9

Nguyen Thu, Thuy. "Parallel iteration of two-step Runge-Kutta methods". Journal of Science Natural Science 66, nr 1 (marzec 2021): 12–24. http://dx.doi.org/10.18173/2354-1059.2021-0002.

Pełny tekst źródła
Streszczenie:
In this paper, we introduce the Parallel iteration of two-step Runge-Kutta methods for solving non-stiff initial-value problems for systems of first-order differential equations (ODEs): y′(t) = f(t, y(t)), for use on parallel computers. Starting with an s−stage implicit two-step Runge-Kutta (TSRK) method of order p, we apply the highly parallel predictor-corrector iteration process in P (EC)mE mode. In this way, we obtain an explicit two-step Runge-Kutta method that has order p for all m, and that requires s(m+1) right-hand side evaluations per step of which each s evaluation can be computed parallelly. By a number of numerical experiments, we show the superiority of the parallel predictor-corrector methods proposed in this paper over both sequential and parallel methods available in the literature.
Style APA, Harvard, Vancouver, ISO itp.
10

Gupta, Anshul, Fred G. Gustavson, Mahesh Joshi i Sivan Toledo. "The design, implementation, and evaluation of a symmetric banded linear solver for distributed-memory parallel computers". ACM Transactions on Mathematical Software 24, nr 1 (marzec 1998): 74–101. http://dx.doi.org/10.1145/285861.285865.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.

Rozprawy doktorskie na temat "Parallel computers Evaluation"

1

Grove, Duncan A. "Performance modelling of message-passing parallel programs". Title page, contents and abstract only, 2003. http://web4.library.adelaide.edu.au/theses/09PH/09phg8832.pdf.

Pełny tekst źródła
Streszczenie:
This dissertation describes a new performance modelling system, called the Performance Evaluating Virtual Parallel Machine (PEVPM). It uses a novel bottom-up approach, where submodels of individual computation and communication events are dynamically constructed from data-dependencies, current contention levels and the performance distributions of low-level operations, which define performance variability in the face of contention.
Style APA, Harvard, Vancouver, ISO itp.
2

Ligon, Walter Batchelor III. "An empirical evaluation of architectural reconfigurability". Diss., Georgia Institute of Technology, 1992. http://hdl.handle.net/1853/8204.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
3

Maache, Ahmed. "A prototype parallel multi-FPGA accelerator for SPICE CMOS model evaluation". Thesis, University of Southampton, 2011. https://eprints.soton.ac.uk/173435/.

Pełny tekst źródła
Streszczenie:
Due to ever increasing complexity of circuits, EDA tools and algorithms are demanding more computational power. This made transistor-level simulation a growing bottleneck in the circuit development process. This thesis serves as a proof of concept to evaluate and quantify the cost of using multi-FPGA systems in SPICE-like simulations in terms of acceleration, throughput, area, and power. To this end, a multi-FPGA architecture is designed to exploit the inherent parallelism in the device model evaluation phase within the SPICE simulator. A code transformation flow which converts the high-level device model code to structural VHDL was also implemented. This ow showed that an automatic compiler system to design, map, and optimise SPICE-like simulations on FPGAs is feasible. This thesis has two main contributions. The first contribution is the multi-FPGA accelerator of the device model evaluation which demonstrated speedup of 10 times over a conventional processor, while consuming six times less power. Results also showed that it is feasible to describe and optimise FPGA pipelined implementations to exploit other class of applications similar to the SPICE device model evaluation. The constant throughput of the pipelined architecture is one of the main factors for the FPGA accelerator to outperform conventional processors. The second contribution lies in the use of multi-FPGA synthesis to optimise the inter-FPGA connections through altering the process of mapping partitions to FPGA devices. A novel technique is introduced which reduces the inter-FPGA connections by an average of 18%. The speedup and power effciency results showed that the proposed multi-FPGA system can be used by the SPICE community to accelerate the transistor-level simulation. The experimental results also showed that it is worthwhile continuing this research further to explore the use of FPGAs to accelerate other EDA tools
Style APA, Harvard, Vancouver, ISO itp.
4

Dhandapani, Mangayarkarasi. "Performance evaluation of high performance parallel I/O". Master's thesis, Mississippi State : Mississippi State University, 2003. http://sun.library.msstate.edu/ETD-db/theses/available/etd-07072003-155031/unrestricted/mythesis.pdf.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
5

Larriba, Pey Josep Lluís. "Design and evaluation of tridiagonal solvers for vector and parallel computers". Doctoral thesis, Universitat Politècnica de Catalunya, 1995. http://hdl.handle.net/10803/6012.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
6

Jiang, Jie Cheng. "Performance monitoring in transputer-based multicomputer networks". Thesis, University of British Columbia, 1990. http://hdl.handle.net/2429/28968.

Pełny tekst źródła
Streszczenie:
Parallel architectures, like the transputer-based multicomputer network, offer potentially enormous computational power at modest cost. However, writing programs on a multicomputer to exploit parallelism is very difficult due to the lack of tools to help users understand the run-time behavior of the parallel system and detect performance bottlenecks in their programs. This thesis examines the performance characteristics of parallel programs in a multicomputer network, and describes the design and implementation of a real-time performance monitoring tool on transputers. We started with a simple graph theoretical model in which a parallel computation is represented as a weighted directed acyclic graph, called the execution graph. This model allows us to easily derive a variety of performance metrics for parallel programs, such as program execution time, speedup, efficiency, etc. From this model, we also developed a new analysis method called weighted critical path analysts (WCPA), which incorporates the notion of parallelism into critical path analysis and helps users identify the program activities which have the most impact on performance. Based on these ideas, the design of a real-time performance monitoring tool was proposed and implemented on a 74-node transputer-based multicomputer. Major problems in parallel and distributed monitoring addressed in this thesis are: global state and global clock, minimization of monitoring overhead, and the presentation of meaningful data. New techniques and novel approaches to these problems have been investigated and implemented in our tool. Lastly, benchmarks are used to measure the accuracy and the overhead of our monitoring tool. We also demonstrate how this tool was used to improve the performance of an actual parallel application by more than 50%.
Science, Faculty of
Computer Science, Department of
Graduate
Style APA, Harvard, Vancouver, ISO itp.
7

Afsahi, Ahmad. "Design and evaluation of communication latency hiding/reduction techniques for message-passing environments". Thesis, National Library of Canada = Bibliothèque nationale du Canada, 2000. http://www.collectionscanada.ca/obj/s4/f2/dsk1/tape4/PQDD_0019/NQ48225.pdf.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
8

Li, Xiaogang. "Efficient and parallel evaluation of XQuery". Columbus, Ohio : Ohio State University, 2006. http://rave.ohiolink.edu/etdc/view?acc%5Fnum=osu1139939037.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
9

Fu, Jingsong. "ParPlum : a system for evaluating parallel program optimization methods". PDXScholar, 1991. https://pdxscholar.library.pdx.edu/open_access_etds/4177.

Pełny tekst źródła
Streszczenie:
The diversity of application programs and parallel architectures makes the mapping problem complicated and hard to evaluate. The quality of mapping is machine and application dependent and varies due to inaccurate values of application and architecture characteristics. A system for developing, applying and evaluating mappings must have four characteristics: (1) Simplicity: A mapping procedure can be evaluated by separately evaluating its submapping, so the complicated problem can be simplified. (2) Generality: A wide range of application programs and architectures can be easily represented and all mapping algorithms can be easily implemented. (3) Multifunctionality: all the mapping steps, application programs, target architectures, and related cost functions can vary and are easy to evaluate. (4) Ability for the sensitivity analysis: The sensitivity of mapping quality to the inaccuracy of cost functions and characteristics of applications and architectures can be easily tested. ParPlum, which is presented in this thesis, is aimed at creating and evaluating mappings on different parallel architectures with different application programs. Sensitivity analysis is another major focus. The design philosophy of ParPlum is to narrow down the multidimensional optimization problem into sub-problems with one or fewer dimensions. Mapping, for example, can be divided into three submappings, partitioning, allocating, and scheduling. This leads to the implementation of the ParPlum system, the use of data flow style, the distribution of ParPlum libraries, and the development of the ParPlum pipeline.
Style APA, Harvard, Vancouver, ISO itp.
10

Tang, Dezheng. "Mapping Programs to Parallel Architectures in the Real World". PDXScholar, 1992. https://pdxscholar.library.pdx.edu/open_access_etds/4534.

Pełny tekst źródła
Streszczenie:
Mapping an application program to a parallel architecture can be described as a multidimensional optimization problem. To simplify the problem, we divide the overall mapping process into three sequential substeps: partitioning, allocating, and scheduling, with each step using a few details of the program and architecture description. Due to the difficulty in accurately describing the program and architecture and the fact that each substep uses incomplete information, inaccuracy is pervasive in the real-world mapping process. We hypothesize that the inaccuracy and the use of suboptimal, heuristic mapping methods may greatly affect the mapping or submapping performance and lead to a non-optimal solution. We do not discard the typical approach used by most researchers in which total execution time or speedup is the criterion to evaluate the quality of the mapping. However, we improve on this approach by including the effects of inaccuracy. We believe that, due to the presence of inaccuracy in the mapping process, investigating the impact of inaccuracy on the mapping quality is crucial to achieving good mappings. The motivation of this work is to identify the various inaccuracies during the mapping procedure and explore the sensitivity of mapping quality to the inaccurate parameters. To conduct the sensitivity examination, the Global Cluster partitioning algorithm and some models were used. The models use some program and architecture characteristics, or lower-level meters, to characterize the mapping solution space. The algorithm searches the solution space and makes the decision based on the information provided by the models. The experiments were implemented on a UNIX LAN of Sun workstations for different data flow graphs. The graphs use three parallel programming paradigms: fine grained, coarse-grained, and pipelined styles, to represent some high-level application programs: vector inner product calculation, matrix multiplication, and Gaussian elimination respectively. The experimental results show that varying system behavior affects the accuracy of lower-level meters, and the quality of the mapping algorithm is very sensitive to the inaccuracies.
Style APA, Harvard, Vancouver, ISO itp.

Książki na temat "Parallel computers Evaluation"

1

Wu, Xingfu. Performance evaluation, prediction and visualization of parallel systems. Boston: Kluwer Academic Publishers, 1999.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
2

Lyon, Gordon. On parallel processing benchmarks. Gaithersburg, MD: U.S. Dept. of Commerce, National Bureau of Standards, 1987.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
3

Walch, Markus. Evaluating parallel processing of communication protocols. München: R. Oldenbourg, 1994.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
4

Dimpsey, Robert Tod. Performance evaluation and modeling techniques for parallel processors. Urbana, Ill: Center for Reliable and High-Performance Computing, Coordinated Science Laboratory, College of Engineering, University of Illinois at Urbana-Champaign, 1992.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
5

Norman, Michael G. Parallel database technology: An evaluation and comparison of scalable sytems. Milton Keynes: Bloor Research Group, 1995.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
6

Ludwig, Thomas. Monitoring systems and tool interoperability. New York: Nova Science, 2004.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
7

Jones, James Patton. Evaluation of job queuing/scheduling software: Phase l report. [Washington, D.C: National Aeronautics and Space Administration, 1996.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
8

International Symposium on High Performance Computer Systems (1987 Paris, France). High performance computer systems: Proceedings of the International Symposium on High Performance Computer Systems, Paris, France, 14-16 December 1987. Amsterdam: North-Holland, 1988.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
9

Ferscha, Alois. Modellierung und Leistungsanalyse paralleler Systeme mit dem PRM-Netz-Modell. Wien: Oldenbourg, 1995.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
10

Lindemann, Christoph. Performance modelling with deterministic and stochastic Petri nets. Chichester: Wiley, 1998.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.

Części książek na temat "Parallel computers Evaluation"

1

Genz, Alan. "The Numerical Evaluation of Multiple Integrals on Parallel Computers". W Numerical Integration, 219–29. Dordrecht: Springer Netherlands, 1987. http://dx.doi.org/10.1007/978-94-009-3889-2_23.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
2

Hagiya, Masami, Masanori Arita, Daisuke Kiga, Kensaku Sakamoto i Shigeyuki Yokoyama. "Towards parallel evaluation and learning of Boolean 𝜇-formulas with molecules". W DNA Based Computers III, 57–72. Providence, Rhode Island: American Mathematical Society, 1999. http://dx.doi.org/10.1090/dimacs/048/05.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
3

Shang, Haifeng, Jiaqi Zhang, Wenguang Chen, Weimin Zheng i Zhiyi Huang. "Performance Evaluation of View-Oriented Parallel Programming on Cluster of Computers". W High Performance Computing and Communications, 120–31. Berlin, Heidelberg: Springer Berlin Heidelberg, 2007. http://dx.doi.org/10.1007/978-3-540-75444-2_17.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
4

Gupta, Anshul, Fred G. Gustavson, Mahesh Joshi i Sivan Toledo. "The design, implementation, and evaluation of a banded linear solver for distributed-memory parallel computers". W Applied Parallel Computing Industrial Computation and Optimization, 328–40. Berlin, Heidelberg: Springer Berlin Heidelberg, 1996. http://dx.doi.org/10.1007/3-540-62095-8_35.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
5

Bergamaschi, Flavio A., Carlos Hulot i Ed Zaluska. "Performance evaluation of an advanced radar tracking filter on commercially available parallel computers". W High-Performance Computing and Networking, 915–16. Berlin, Heidelberg: Springer Berlin Heidelberg, 1996. http://dx.doi.org/10.1007/3-540-61142-8_647.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
6

Liao, Wei-keng, Alok Choudhary, Donald Weiner i Pramod Varshney. "I/O Implementation and Evaluation of Parallel Pipelined STAP on High Performance Computers". W Lecture Notes in Computer Science, 354–58. Berlin, Heidelberg: Springer Berlin Heidelberg, 1999. http://dx.doi.org/10.1007/978-3-540-46642-0_51.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
7

Hartleb, Franz. "Graph Models for Performance Evaluation of Parallel Programs". W Parallel Computer Architectures, 80–86. Berlin, Heidelberg: Springer Berlin Heidelberg, 1993. http://dx.doi.org/10.1007/978-3-662-21577-7_6.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
8

Hockney, Roger W. "Classification and evaluation of parallel computer systems". W Parallel Computing in Science and Engineering, 13–25. Berlin, Heidelberg: Springer Berlin Heidelberg, 1988. http://dx.doi.org/10.1007/3-540-18923-8_12.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
9

Cui, J., J. L. Bordim, K. Nakano, T. Hayashi i N. Ishii. "Multithreaded Parallel Computer Model with Performance Evaluation". W Lecture Notes in Computer Science, 155–60. Berlin, Heidelberg: Springer Berlin Heidelberg, 2000. http://dx.doi.org/10.1007/3-540-45591-4_20.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
10

Luque, E., R. Suppi i J. Sorribes. "PSEE: Parallel system evaluation environment". W Lecture Notes in Computer Science, 696–99. Berlin, Heidelberg: Springer Berlin Heidelberg, 1993. http://dx.doi.org/10.1007/3-540-56891-3_62.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.

Streszczenia konferencji na temat "Parallel computers Evaluation"

1

Shahnaz, Rukhsana, Anila Usman i Imran Chughtai. "Implementation and Evaluation of Parallel Sparse Matrix-Vector Products on Distributed Memory Parallel Computers". W 2006 IEEE International Conference on Cluster Computing. IEEE, 2006. http://dx.doi.org/10.1109/clustr.2006.311878.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
2

Abbas, Muhammad, Oscar Gustafsson i Anton Blad. "Low-complexity parallel evaluation of powers exploiting bit-level redundancy". W 2010 44th Asilomar Conference on Signals, Systems and Computers. IEEE, 2010. http://dx.doi.org/10.1109/acssc.2010.5757714.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
3

Bohm, W., W. Najjar, B. Shankar i L. Roh. "An evaluation of coarse grain dataflow code generation strategies". W Proceedings of Workshop on Programming Models for Massively Parallel Computers. IEEE Comput. Soc. Press, 1993. http://dx.doi.org/10.1109/pmmp.1993.315554.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
4

Lopez, David, Claudia Zepeda i Jose Luis Carballido. "Evaluation of a parallel approach implementation of the p-stable semantics". W 2012 22nd International Conference on Electrical Communications and Computers (CONIELECOMP). IEEE, 2012. http://dx.doi.org/10.1109/conielecomp.2012.6189875.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
5

Nik Zulkipli, Nurul Huda, i Norazlan Idris. "An empirical study on performance evaluation of parallel architecture for web application services". W 2013 IEEE Symposium on Computers & Informatics (ISCI). IEEE, 2013. http://dx.doi.org/10.1109/isci.2013.6612406.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
6

Schönherr, Jürgen. "Evaluation and Optimum Design of Parallel Manipulators Having Defined Workspace". W ASME 2000 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference. American Society of Mechanical Engineers, 2000. http://dx.doi.org/10.1115/detc2000/mech-14092.

Pełny tekst źródła
Streszczenie:
Abstract The condition of the Jacobian characterizes the transmission quality of manipulators and is used in this paper for the determination of the dimensions of manipulators having best mobility for a defined workspace. Typical planar and spatial manipulators of parallel structure and having 3 or 6 degrees of freedom are used to demonstrate the method of design used. Manipulators having identical degrees of freedom and workspaces and different structures, including those having fixed or variable leg lengths, are compared with respect to their mobility. The computing program developed for the purpose of optimum design performs the kinematic optimization of machines and manipulators of any structure.
Style APA, Harvard, Vancouver, ISO itp.
7

Li, Liming, i Jing Zhao. "Comprehensive Evaluation of Parallel Mechanism and Robot Performance Based on Principal Component Analysis and Kernel Principal Component Analysis". W ASME 2015 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference. American Society of Mechanical Engineers, 2015. http://dx.doi.org/10.1115/detc2015-47032.

Pełny tekst źródła
Streszczenie:
Revealing the relations among parallel mechanism and robot comprehensive performance, topological structure and dimension is the basis to optimize mechanism. Due to the correlation and diversity of the single performance indexes, statistical principles of linear dimension reduction and nonlinear dimension reduction were introduced into comprehensive performance analysis and evaluation for typical parallel mechanisms and robots. Then the mechanism’s topological structure and dimension with the best comprehensive performance could be selected based on principal component analysis (PCA) and kernel principal component analysis (KPCA) respectively. Through comparing the results, KPCA could reveal the nonlinear relationship among different single performance indexes to provide more comprehensive performance evaluation information than PCA, and indicate the numerical calculation relations among comprehensive performance, topological structure and dimension validly.
Style APA, Harvard, Vancouver, ISO itp.
8

Mei, Bin, Fugui Xie, Xin-Jun Liu i Xuan Luo. "Motion/Force Transmissibility Based Performance Evaluation of a 6-DOF Parallel Robot With 2-DOF Active Joints". W ASME 2018 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference. American Society of Mechanical Engineers, 2018. http://dx.doi.org/10.1115/detc2018-85666.

Pełny tekst źródła
Streszczenie:
3-PP(Pa)S robot is a six degrees of freedom (DOFs) parallel mechanism with 2-DOF active planar joint. For the design and application of the 3-PP(Pa)S robot, it is essential to investigate the motion/force transmissibility of the robot. But previous studies of the motion/force transmissibility have mainly focused on the parallel robots with 1-DOF active joints and thus cannot be directly applied to the 3-PP(Pa)S robot. In this paper, input twist subspace, transmission wrench subspace and output twist subspace are investigated to build mathematical models of the twists and wrenches corresponding to the 2-DOF active planar joint. Afterwards, based on the previous established frame of the local transmission index, some extended performance evaluation indices are defined to describe the motion/force transmissibility of the 3-PP(Pa)S robot. On this basis, the singularity and motion/force transmissibility of this mechanism are investigated. The motion/force transmissibility evaluation method is meaningful and applicable for the 3-PP(Pa)S parallel robot with 2-DOF active joints and can be further applied to other mechanisms with multi-DOF active joints.
Style APA, Harvard, Vancouver, ISO itp.
9

Devendorf, Erich, i Kemper Lewis. "Incorporating Process Architecture in the Evaluation of Stability in Distributed Design". W ASME 2011 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference. ASMEDC, 2011. http://dx.doi.org/10.1115/detc2011-48375.

Pełny tekst źródła
Streszczenie:
In distributed design processes, individual design subsystems have local control over design variables and seek to satisfy their own individual objectives, which may also be influenced by some system level objectives. The resulting network of coupled subsystems will either converge to a stable equilibrium, or diverge in an unstable manner. In this paper, we study the dependence of system stability on the solution process architecture. The solution process architecture describes how the design subsystems are ordered and can be either sequential, parallel, or a hybrid that incorporates both parallel and sequential elements. In this paper we demonstrate that the stability of a distributed design system does indeed depend on the solution process architecture chosen and we create a general process architecture model based on linear systems theory. The model allows the stability of equilibrium solutions to be analyzed for distributed design systems by converting any process architecture into an equivalent parallel representation. Moreover, we show that this approach can accurately predict when the equilibrium is unstable and the system divergent when previous models suggest the system is convergent.
Style APA, Harvard, Vancouver, ISO itp.
10

Zhang, Dan, i Zhen Gao. "Conceptual Design, Performance Evaluation and Dimensional Optimization of a Compact Acceleration Sensor Based on Flexure Parallel Mechanisms". W ASME 2011 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference. ASMEDC, 2011. http://dx.doi.org/10.1115/detc2011-48089.

Pełny tekst źródła
Streszczenie:
In this paper, a tridimensional acceleration sensor based on flexure parallel mechanism (FPM) is presented. Three perpendicular compliant legs with compact monolithic structure are served as the elastic body for sensing the inertial signals in each direction. With integrated flexure hinges, each chain containing multiple revolute joints and cantilever beams are designed to carry compressive and tensile loads. Firstly, the structure evolution and kinematics modeling are introduced, followed by the multi-spring modeling of the directional compliance for the flexure leg. Then, the comprehensive finite-element analysis (FEA) including the strain of the sensitive legs, modal analysis for total deformation under different frequency is conducted. The compliances calculated by FEA and multi-spring model are compared. Finally, the dimensional optimization is implemented based on multi-population genetic algorithm to obtain the optimal flexure parameters. The proposed methods and algorithms are also useful for the analysis and development of other flexure parallel mechanisms.
Style APA, Harvard, Vancouver, ISO itp.

Raporty organizacyjne na temat "Parallel computers Evaluation"

1

Salazar, Sandra B., i Carl H. Smith. National Bureau of Standards Workshop on Performance Evaluation of Parallel Computers. Gaithersburg, MD: National Bureau of Standards, 1986. http://dx.doi.org/10.6028/nbs.ir.86-3395.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
Oferujemy zniżki na wszystkie plany premium dla autorów, których prace zostały uwzględnione w tematycznych zestawieniach literatury. Skontaktuj się z nami, aby uzyskać unikalny kod promocyjny!

Do bibliografii