Artykuły w czasopismach: „Inherent Capacitor Balancing”

1

Hussan, Md Reyaz, Adil Sarwar, Irfan Khan, Mohd Tariq, Mohammad Tayyab i Waleed Alhosaini. "An Eleven-Level Switched-Capacitor Inverter with Boosting Capability". Electronics 10, nr 18 (15.09.2021): 2262. http://dx.doi.org/10.3390/electronics10182262.

Pełny tekst źródła

Streszczenie:

An 11-level switched-capacitor multilevel inverter (SCMLI) with 2.5 times boosting feature is presented in this paper. It can produce an 11-level output voltage waveform by utilizing 14 switches, 3 capacitors, 2 diodes, and 1 DC source. Only nine driver circuits are needed as the topology has three pairs of complementary switches and two bidirectional switches. It has inherent capacitor self-balancing property as the capacitors are connected across the DC voltage source during several states within a fundamental cycle to charge the capacitors to the input voltage. A detailed comparison shows the effectiveness of the proposed topology in terms of the number of switches, number of capacitors, number of sources, total standing voltage (TSV), efficiency, and boosting ability with the state-of-art recently proposed circuits. Subsequently, the performance of the proposed SCMLI is validated experimentally utilizing the nearest level control (NLC), a fundamental frequency-based switching technique.

Style APA, Harvard, Vancouver, ISO itp.

2

Benyoussef, Elakhdar, i Said Barkat. "Five-level DTC-ANN with Balancing Strategy of DSIM". International Journal of Energy 16 (17.05.2022): 52–59. http://dx.doi.org/10.46300/91010.2022.16.8.

Pełny tekst źródła

Streszczenie:

This paper presents an artificial neural networks controller devoted to improve the performance of direct torque control strategy of double star induction machine fed by two five-level diode-clamped inverters. The resulting control scheme presents enough degrees of freedom to control both torque and flux with very low ripple and high dynamics. Unfortunately, the diode-clamped inverter has an inherent problem of DC-link capacitors voltages variations. To overcome this problem, an artificial neural network based direct torque control with balancing strategy is proposed to suppress the unbalance of DC-link capacitor voltages. Simulations results are given to show the effectiveness and the robustness of the suggested control method.

Style APA, Harvard, Vancouver, ISO itp.

3

Jena, Kasinath, Krishna Kumar Gupta, Pallavee Bhatnagar, Sanjay K. Jain, Robert Stala, Zbigniew Waradzyn, Stanisław Piróg, Adam Penczek, Andrzej Mondzik i Aleksander Skała. "Single-source three-phase switched-capacitor-based MLI". Power Electronics and Drives 7, nr 1 (1.01.2022): 197–209. http://dx.doi.org/10.2478/pead-2022-0015.

Pełny tekst źródła

Streszczenie:

Abstract This article proposes a novel three-phase inverter based on the concept of switched capacitors (SCs), which uses a single DC source. A three-phase, seven-level line-to-line output voltage waveform is synthesised by the proposed topology, which includes eight switches, two capacitors, and one diode per phase leg. The proposed topology offers advantages in terms of inherent voltage gain, lower voltage stresses on power switches, and a reduced number of switching components. Additionally, the switched capacitors are self-balanced, thereby eliminating the need for a separate balancing circuit. The proposed structure and its operating principle, the self-balancing mechanism of the capacitors, and the control strategy are all thoroughly explained in the article. The proposed topology has also been compared with some recent SC topologies. Lastly, the proposed topology has been shown to be feasible through simulation and experimentation.

Style APA, Harvard, Vancouver, ISO itp.

4

Upadhyay, Deepak, Shahbaz Ahmad Khan, Mohammad Ali, Mohd Tariq, Adil Sarwar, Ripon K. Chakrabortty i Michael J. Ryan. "Experimental Validation of Metaheuristic and Conventional Modulation, and Hysteresis Control of the Dual Boost Nine-Level Inverter". Electronics 10, nr 2 (18.01.2021): 207. http://dx.doi.org/10.3390/electronics10020207.

Pełny tekst źródła

Streszczenie:

In this article, various modulation strategies and hysteresis-band control of a recently introduced dual-boost nine-level inverter (DB9LI) are implemented. DB9LI is a switched capacitor based inverter capable of generating symmetrical nine output voltage levels by employing a single DC source. The topology generates a boosted bipolar voltage at the output side without applying end-side H-bridge (usually employed to generate negative levels), which contrasts with some of the switched-capacitor topologies. The capacitors employed have an inherent self-balancing feature. Additionally, due to lower individual and total standing voltages, switches of low voltage ratings are required. As a result, the cost of switches and the inverter reduces considerably. Metaheuristic-based selective harmonic elimination and mitigation (SHE and SHM) and various sine-triangular pulse width modulation techniques are implemented and compared on various parameters. Finally, a robust eight-band hysteresis control is designed and implemented, which helps to obtain sinusoidal load current with a unity power factor. The modulation strategies and the hysteresis control are validated on the MATLAB simulation environment and an experimental prototype.

Style APA, Harvard, Vancouver, ISO itp.

5

Ricco, Mattia, Laszlo Mathe, Eric Monmasson i Remus Teodorescu. "FPGA-Based Implementation of MMC Control Based on Sorting Networks". Energies 11, nr 9 (11.09.2018): 2394. http://dx.doi.org/10.3390/en11092394.

Pełny tekst źródła

Streszczenie:

In Modular Multilevel Converter (MMC) applications, the balancing of the capacitor voltages is one of the most important issues for achieving the proper behavior of the MMC. The Capacitor Voltage Balancing (CVB) control is usually based on classical sorting algorithms which consist of repetitive/recursive loops. This leads to an increase of the execution time when many Sub-Modules (SMs) are employed. When the execution time of the balancing is longer than the sampling period, the proper operation of the MMC cannot be ensured. Moreover, due to their inherent sequential operation, sorting algorithms are suitable for software implementation (microcontrollers or DSPs), but they are not appropriate for a hardware implementation. Instead, in this paper, Sorting Networks (SNs) are proposed due to their convenience for implementation in FPGA devices. The advantages and the main challenges of the Bitonic SN in MMC applications are discussed and different FPGA implementations are presented. Simulation results are provided in normal and faulty conditions. Moreover, a comparison with the widely used bubble sorting algorithm and max/min approach is made in terms of execution time and performance. Finally, hardware-in-the-loop results are shown to prove the effectiveness of the implemented SN.

Style APA, Harvard, Vancouver, ISO itp.

6

Azimi, Erfan, Aryorad Khodaparast, Mohammad Javad Rostami, Jafar Adabi, M. Ebrahim Adabi, Mohammad Rezanejad, Eduardo M. G. Rodrigues i Edris Pouresmaeil. "X-Type Step-Up Multi-Level Inverter with Reduced Component Count Based on Switched-Capacitor Concept". Electronics 9, nr 12 (24.11.2020): 1987. http://dx.doi.org/10.3390/electronics9121987.

Pełny tekst źródła

Streszczenie:

This paper aims to present a novel switched-capacitor multi-level inverter. The presented structure generates a staircase near sinusoidal AC voltage by using a single DC source and a few capacitors to step-up the input voltage. The nearest level control (NLC) strategy is used to control the operation of the converter. These switching states are designed in a way that they always ensure the self-voltage balancing of the capacitors. Low switching frequency, simple control, and inherent bipolar output are some of the advantages of the presented inverter. Compared to other existing topologies, the structure requires fewer circuit elements. Bi-directional power flow ability of the proposed topology, facilitates the operation of the circuit under wide range of load behaviors which makes it applicable in most industries. Besides, a 13-level laboratory prototype is implemented to realize and affirm the efficacy of the MATLAB Simulink model under different load conditions. The simulation and experimental results accredit the appropriate performance of the converter. Finally, a theoretical efficiency of 92.73% is reached.

Style APA, Harvard, Vancouver, ISO itp.

7

Al gabalawy, Mostafa, Ramy M. Hossam, Shimaa A. Hussien i Nesreen S. Hosny. "Switched capacitor based multi-level boost inverter for smart grid applications". International Journal of Electrical and Computer Engineering (IJECE) 11, nr 5 (1.10.2021): 3772. http://dx.doi.org/10.11591/ijece.v11i5.pp3772-3781.

Pełny tekst źródła

Streszczenie:

To link DC power sources to an AC grid, converters are needed. Inverters are the power electronic devices, which are used for this purpose. Conventional inverters employ harmonic filters and transformers that are lossy and expensive. Multilevel inverters (MLIs) are an alternative to conventional ones, proposing reduced total harmonic distortion (THD), increased range of control, and inductor-less design. They generate a stepped waveform, with close similarity to a sine wave. Many distributed sources may be employed in a smart grid. If those sources have minimal THD, the filtering process could be reduced at the point of common coupling. This paper presents two switched capacitor based MLIs, proposing boost capability and low THD. Inverters have inherent charge balancing capability, which eliminates the need for auxiliary circuits and voltage sensors. Inverters switches are modulated using phase opposition disposition pulse-width modulation (PODPWM) method that ease the balancing of the voltage and decrease the losses of switching. Designs were verified by simulation and the output waveforms were introduced.

Style APA, Harvard, Vancouver, ISO itp.

8

Khodaparast, Aryorad, Erfan Azimi, Ali Azimi, M. Ebrahim Adabi, Jafar Adabi i Edris Pouresmaeil. "A New Modular Multilevel Inverter Based on Step-Up Switched-Capacitor Modules". Energies 12, nr 3 (7.02.2019): 524. http://dx.doi.org/10.3390/en12030524.

Pełny tekst źródła

Streszczenie:

A new structure of switched capacitor multilevel inverter (SCMLI) capable of voltage boosting and with self-balancing ability is introduced in this article. This advantage is the result of a step by step rise of capacitor voltages in each module, supplied by just one DC voltage source. The proposed topology generates a sinusoidal output waveform with a magnitude several times greater than the input one. Higher output staircase AC voltage is obtained by applying a nearest level control (NLC) modulation technique. The most significant features of this configuration can be mentioned as: fewer semiconductor devices, remarkably low total harmonic distortion (THD), desirable operating under high /low frequency, high efficiency, inherent bipolar voltage production, easy circuit expansion, ease of control and size reduction of the circuit thanks to utilizing neither bulky transformer nor inductor. Moreover, the proposed SCMLI is comprehensively surveyed through theoretical investigation and a comparison of its effectiveness to recent topologies. Eventually, the operating principle of a 25-level prototype of the suggested SCMLI is validated by simulation in the MATLAB SIMULINK environment and experimental results.

Style APA, Harvard, Vancouver, ISO itp.

9

Bonala, Anil Kumar, Srinivasa Rao Sandepudi i Vishnu Prasad Muddineni. "Selective finite‐states model predictive control of grid interfaced three‐level neutral point clamped photovoltaic inverter for inherent capacitor voltage balancing". IET Power Electronics 11, nr 13 (4.09.2018): 2072–80. http://dx.doi.org/10.1049/iet-pel.2018.5021.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

10

Satish Naik, B., L. Umanand, K. Gopakumar i B. Subba Reddy. "A New Two-Phase Five-Level Converter for Three-Phase Isolated Grid-Tied Systems With Inherent Capacitor Balancing and Reduced Component Count". IEEE Journal of Emerging and Selected Topics in Power Electronics 6, nr 3 (wrzesień 2018): 1325–35. http://dx.doi.org/10.1109/jestpe.2018.2805520.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

11

Priya, Murthy, i Pathipooranam Ponnambalam. "Circulating Current Control of Phase-Shifted Carrier-Based Modular Multilevel Converter Fed by Fuel Cell Employing Fuzzy Logic Control Technique". Energies 15, nr 16 (19.08.2022): 6008. http://dx.doi.org/10.3390/en15166008.

Pełny tekst źródła

Streszczenie:

The contribution of the modular multilevel converter (MMC) in integrating non-conventional energy sources into the grid is significant; the integration of fuel cells with distributed energy sources is especially prominent as they provide a constant voltage and current for constant load applications. Still, there is a high demand for a high-quality power conditioning unit since there is an occurrence of frequent power spikes. Further, the circulating current (CC) in phase legs is an inherent phenomenon of MMC that must be mitigated. Hence, this article proposed an MMC incorporating a fuzzy logic controller (FLC)-based technique to control the circulating currents. The fuzzy controller effectively reduced the harmonics of the CC in the dc-link system. In addition, phase-shifted carrier (PSC) modulation was employed for the MMC to improve the capacitor voltage balancing to maintain the constant input voltage. Moreover, a mathematical analysis of PSC modulation for MMC was performed to identify the PWM harmonic characteristics of the output voltage and the CC. The performance analysis of the proposed system was tested using the hardware in loop (HIL) simulation with the help of the real-time simulator OP-5700 to verify the feasibility.

Style APA, Harvard, Vancouver, ISO itp.

12

Liu, Yan, Xu Wang i Yan Xing. "Research on SVPWM Method and its Neutral Point Potential Control". Advanced Engineering Forum 2-3 (grudzień 2011): 39–42. http://dx.doi.org/10.4028/www.scientific.net/aef.2-3.39.

Pełny tekst źródła

Streszczenie:

Neutral-point potential unbalance is an inherent problem of Neutral-point-clamped three-level PWM rectifiers. If the problem of neutral point can’t be controlled appropriately, the harm of input current will increase, and even the dc-link capacitor and switches will be destroyed. Thus domestic and foreign experts have done lots of research on the balance control of Neutral-point-clamed and put forward many effective control methods. This paper proposes a novel SVPWM strategy for the three-level neutral-point-clamped voltage source inverter, based on the particular disposition of all the redundant voltage vectors. The new modulation approach shows superior performance for the harmonic voltage and the control of neutral-point potential compared to the popular eight-stage centered SVPWM and realizes the balancing control of inverter neutral-point potential by modifying redundant small vectors pairs’ distribution factor accurately, only requiring the information of dc-link capacitor voltages and three-phase load currents, which is convenient to apply and is compatible of digital computer realization. The feasibility of the proposed control approach has been verified via simulation and experiment results. In the strategy of software control, domestic and foreign scholars propose numerous neutral point potential control schemes. When carrier modulation is used, the balance control is achieved by injecting zero-sequence component into the three-phase modulated wave. When space vector modulation methods are adopted, they can be divided into three categories: passive control, hysteresis control and active control. there is also a new algorithm based on the intrinsic relationship between SVPWMs for two—level inverters and three．1evel inverters．a novel SVPWM control algorithm is proposed for three．1evel．The dwell time of voltage vector for three-level inverter can be acquired from counterpart for two-level inverter by using a linear transformation．Aiming to analysis the output PWM sequence of three-level inverter, a novel classification standard of voltage vector is proposed．Based on evaluating the PWM sequences, a novel PWM sequence is given，that can reduce the total harmonics distortion of inverter output.

Style APA, Harvard, Vancouver, ISO itp.

13

Darbas, Corentin, Jean-Christophe Olivier, Nicolas Ginot, Frédéric Poitiers i Christophe Batard. "Cascaded Smart Gate Drivers for Modular Multilevel Converters Control: A Decentralized Voltage Balancing Algorithm". Energies 14, nr 12 (16.06.2021): 3589. http://dx.doi.org/10.3390/en14123589.

Pełny tekst źródła

Streszczenie:

Recent Modular Multilevel Converter (MMC) topology allows for drastic improvements in power electronic conversion such as higher energy quality, lower power semiconductors electrical stress, decreased Electro-Magnetic Interferences (EMI), and reduced switching losses. MMC is widely used in High Voltage Direct-Current (HVDC) transmissions as it offers, theoretically, no voltage limit. However, its control electronic structure is not modular itself. Especially, the insulation voltage between the submodule gate drivers’ primaries and secondaries depends on the number of submodules. The converter voltage levels cannot be increased without designing all gate driver isolations again. To solve that issue, the novel concept of distributed galvanic insulation is introduced for multilevel converters. The submodule’s gate drivers are daisy-chained, which naturally reduces the insulation voltage to the submodule capacitor voltage, regardless of the number of submodules. The MMC becomes truly modular as the number of submodules can be increased without impacting on the previous control electronic circuit. Such an innovative control structure weakens the link between the main control unit and the gate drivers. This inherent structural problem can be solved through the use of Smart-Gate Drivers (SGD), as they are often equipped with fast and bidirectional communication channels, while highly increasing the converter reliability. The innovation proposed in that work is the involvement of smart gate drivers in the distributed galvanic insulation-based MMC control and monitoring. First, the numerous benefits of smart gate drivers are discussed. Then, an innovative Voltage Balancing Algorithm directly integrated on the chained gate drivers is proposed and detailed. It features a tunable parameter, offering a trade-off between accurate voltage balancing and execution time. The proposed embedded algorithm features a low execution time due to simultaneous voltage comparisons. Such an algorithm is executed by the gate drivers themselves, relieving the main control unit in an original decentralized control scheme. A simulation model of a multi-megawatts three-phase grid-tied MMC inverter is realized, allowing validation of the proposed algorithm. Matlab/Simulink logic blocs allow us to simulate a typical CPLD/FPGA component, often embedded on smart gate drivers. The converter with the proposed embedded algorithm is simulated in steady-state and during load impact. The controlled delay and slew rate inferred by the algorithm do not disturb the converter behavior, allowing its conceptual validation.

Style APA, Harvard, Vancouver, ISO itp.

14

Kim, Jae-Myeong, Geum-Seop Song i Jae-Jung Jung. "Zero-Sequence Voltage Injection Method for DC Capacitor Voltage Balancing of Wye-Connected CHB Converter under Unbalanced Grid and Load Conditions". Energies 14, nr 4 (16.02.2021): 1019. http://dx.doi.org/10.3390/en14041019.

Pełny tekst źródła

Streszczenie:

Leg capacitor energy balancing control is one of the crucial issues for stable operation of a cascaded H-bridge (CHB) converter. Because this topology inherently consists of numerous submodule cells with DC capacitors, the cell voltages and leg capacitor energy instantaneously fluctuate depending on operation sequence of the CHB converter. In general, a wye-connected CHB-converter-based static synchronous compensator (STATCOM) utilizes a zero-sequence voltage component for leg capacitor energy balancing. In this paper, to improve the dynamics of leg energy balancing control, a feedforward calculation method of the zero-sequence voltage injection is proposed. The feedforward term can be instantaneously calculated by using the information from the measured leg voltages and leg currents, and the method ensures successful regulation of the leg energy balance even under unbalanced grid and load conditions. Moreover, the verification of the proposed method is supported by the mathematical vector theorems. A 50MVA full-scale wye-connected CHB–STATCOM system simulation was performed to verify the proposed feedforward calculation method considering unbalanced grid as well as unbalanced load conditions.

Style APA, Harvard, Vancouver, ISO itp.

15

Jena, Kasinath, Dhananjay Kumar, B. Hemanth Kumar, K. Janardhan, Arvind R. Singh, Raj Naidoo i Ramesh C. Bansal. "A Single DC Source Generalized Switched Capacitors Multilevel Inverter with Minimal Component Count". International Transactions on Electrical Energy Systems 2023 (3.06.2023): 1–12. http://dx.doi.org/10.1155/2023/3945160.

Pełny tekst źródła

Streszczenie:

This paper presents a new single-source switched capacitor- (SC-) based multilevel inverter (MLI) design with a boosting potential of three times the supply voltage. To produce a waveform with seven output voltage levels, the suggested switching capacitor inverter consists of eight switches, single diode, and two capacitors. Because capacitors are inherently balanced, there is no need for a balancing circuit or sensor. The structure can be expanded using the provided generalized equations. In addition, the technique for switching control and loss analyses is explored. A fair comparison with the most recent SCMLI topologies has been conducted to demonstrate the merits of the proposed work. Furthermore, the proposed topology is evaluated using the MATLAB/SIMULINK tool, and experiments under both transient and steady-state situations are performed to demonstrate its feasibility. At dynamic-loaded situations, the performance of the proposed SCMLI with dynamic modulation index and switching frequency is tested.

Style APA, Harvard, Vancouver, ISO itp.

16

Jena, Kasinath, Chinmoy Kumar Panigrahi i Krishna Kumar Gupta. "A New 13-Level Switched-Capacitor Inverter with Reduced Device Count". Power Electronics and Drives 6, nr 1 (1.01.2021): 26–41. http://dx.doi.org/10.2478/pead-2021-0005.

Pełny tekst źródła

Streszczenie:

Abstract This paper proposed a new voltage-boosting 13-level switched-capacitor (SC) cost-effective inverter. The proposed topology comprises fourteen transistors, three capacitors and a single DC source to produce a 13-level staircase waveform. The capacitor voltage balancing problem is inherently solved by the series/parallel technique. Structural description, working principle, calculation of optimum values of capacitance and modulation scheme are briefly described. The comparative analyses with the existing SC multilevel inverter (MLI) in terms of voltage gain, blocking voltage, total standing voltage (TSV), component per level factor and cost function illustrate the merits of the proposed topology. Further, simulation and experimental results at different loading conditions verify the feasibility of the proposed topology.

Style APA, Harvard, Vancouver, ISO itp.

17

Lara, Jorge, Lesedi Masisi, Concepcion Hernandez, Marco A. Arjona i Ambrish Chandra. "Novel Single-Phase Grid-Tied NPC Five-Level Converter with an Inherent DC-Link Voltage Balancing Strategy for Power Quality Improvement". Energies 14, nr 9 (5.05.2021): 2644. http://dx.doi.org/10.3390/en14092644.

Pełny tekst źródła

Streszczenie:

This paper presents a novel single-phase grid-tied neutral-point-clamped (NPC) five-level converter (SPFLC). Unlike the literature on five-level NPC topologies, the proposed one is capable of inherently balancing the voltage of the DC-link split capacitors. For this purpose, a simple Multicarrier Phase Disposition (MPD) Pulse Width Modulation (PWM) technique is used, thus avoiding both complex modifications to the Space Vector Modulation (SVM) and offset voltage injections into the carrier based (CB) PWM, as commonly done in most conventional balancing algorithms. Bearing in mind that the proposed balancing strategy only requires measuring the capacitors’ voltages and the sign of the converter output current, it has a very low complexity. The developed strategy is not only straightforwardly implemented but is also very effective for obtaining symmetrical and undistorted voltage levels from the proposed multilevel converter, as well as for significantly improving the power quality of the SPFLC output voltage and, in turn, of the grid current. The simulation results obtained with MATLAB-SimPowerSystems as well as the experimental results obtained with the prototype built in the laboratory validate the topology of the proposed NPC five-level converter and the voltage balancing strategy, by showing a good performance under step-changes and exhaustive operating test conditions.

Style APA, Harvard, Vancouver, ISO itp.

18

Wang, Yaoqiang, Juncheng Ye, Ruohan Ku, Yuchen Shen, Gen Li i Jun Liang. "A modular switched-capacitor multilevel inverter featuring voltage gain ability". Journal of Power Electronics, 18.08.2022. http://dx.doi.org/10.1007/s43236-022-00508-9.

Pełny tekst źródła

Streszczenie:

AbstractThis article presents a modular switched-capacitor multilevel inverter which uses two capacitors and a single dc source to obtain triple voltage gain. It is worth noting that the inherent inversion capacity removes the H-bridge, which can efficaciously diminish the voltage stress of switches, and the maximum voltage stress (MVS) on devices is kept within 2Vdc. Additionally, the proposed topology is able to integrate inductive load, and the capacitor voltage self-balancing can be achieved. Moreover, the modular structure also has an expandable topology which can generate more levels and raise the voltage gain by using multiple switched-capacitor units, meanwhile the voltage stress on power switches can be kept within 2Vdc. Furthermore, comprehensive analysis and comparison with other multilevel inverters have been implemented to certify the superiority of the proposed topology. Finally, the steady-state and dynamic performance of the proposed topology is examined through a seven-level inverter prototype, the validity and practicability of the topology are verified by simulations and experiments.

Style APA, Harvard, Vancouver, ISO itp.

19

P, Prem, Suresh V, Jagabar Sathik M i Shady H. E. Abdel Aleem. "A new generalized cross-connected switched capacitor multilevel inverter topology with high output voltage gain for single phase solar PV unit". Journal of Engineering Research 9, nr 4A (2.12.2021). http://dx.doi.org/10.36909/jer.8533.

Pełny tekst źródła

Streszczenie:

Switched capacitor multilevel inverters are gaining much attention these days due to their merits like voltage boosting and voltage balancing characteristics. A Cross Connected Switched Capacitor Multilevel Inverter (C2SC-MLI) topology is proposed in this work. It can synthesize thirteen levels in the terminal voltage waveform and with a voltage boost ratio of 1:3. The topology is extendable by adding additional “n” modules in series. The number of levels (NLevel) and the voltage gain can be increased up to 4i+9 and 1:(i+2) respectively by connecting ‘i’ such ‘n’ modules. The topology also has inherent voltage balancing ability. To prove the advantage of proposed topology it is compared with recent switched capacitor multilevel inverter topologies and conventional multilevel inverter topologies in terms of number of power electronic components required, cost and voltage gain. The performance of proposed topology is validated using simulation in MATLAB and with an experimental prototype rated 0.1 kW fed by a solar PV emulator under steady state and dynamic loading conditions.

Style APA, Harvard, Vancouver, ISO itp.

20

Maurya, Avinash, i Ambarisha Mishra. "A switched-capacitor and floating-capacitor (SCFC) based multilevel boost inverter with a single DC power supply and sensor-less voltage balancing method". Engineering Research Express, 26.04.2022. http://dx.doi.org/10.1088/2631-8695/ac6ab8.

Pełny tekst źródła

Streszczenie:

Abstract This paper introduces a nine-level (9L) boost inverter with reduced number of components. The proposed 9L topology comprises a single DC source, eight switches, and two capacitors, namely a switched-capacitor (SC) and a floating capacitor (FC). The topology consists of two converter units: the SC unit and the FC unit. Both units are cascaded to achieve nine voltage levels with a voltage gain of 2. The inherent voltage boosting capability of the proposed topology makes it suitable for low-scale voltage applications like photovoltaics (PV) and electric vehicles (EVs). A sensorless method is introduced to stabilize the requisite voltage across the FC for any undesirable changes in input voltage. The performance reveals that the voltage across the FC does not deviate with changes in the modulation index, power factor of load, pulse width modulation (PWM) methods, or the operating frequency. And, when the input voltage fluctuates, the voltage across the FC is naturally adjusted to the new desired value within 0.6 seconds. The topology operates over a wide range of modulation indices (0 to 1) and different types of loads. A generalized topology is also developed to get a high output voltage along with a higher number of intermediate voltage levels. A comprehensive analysis is presented to show the effectiveness of the proposed topology over the recent topologies.

Style APA, Harvard, Vancouver, ISO itp.

21

Maurya, Avinash, i Ambarisha Mishra. "A switched-capacitor and floating-capacitor (SCFC) based multilevel boost inverter with a single DC power supply and sensor-less voltage balancing method". Engineering Research Express, 26.04.2022. http://dx.doi.org/10.1088/2631-8695/ac6ab8.

Pełny tekst źródła

Streszczenie:

Abstract This paper introduces a nine-level (9L) boost inverter with reduced number of components. The proposed 9L topology comprises a single DC source, eight switches, and two capacitors, namely a switched-capacitor (SC) and a floating capacitor (FC). The topology consists of two converter units: the SC unit and the FC unit. Both units are cascaded to achieve nine voltage levels with a voltage gain of 2. The inherent voltage boosting capability of the proposed topology makes it suitable for low-scale voltage applications like photovoltaics (PV) and electric vehicles (EVs). A sensorless method is introduced to stabilize the requisite voltage across the FC for any undesirable changes in input voltage. The performance reveals that the voltage across the FC does not deviate with changes in the modulation index, power factor of load, pulse width modulation (PWM) methods, or the operating frequency. And, when the input voltage fluctuates, the voltage across the FC is naturally adjusted to the new desired value within 0.6 seconds. The topology operates over a wide range of modulation indices (0 to 1) and different types of loads. A generalized topology is also developed to get a high output voltage along with a higher number of intermediate voltage levels. A comprehensive analysis is presented to show the effectiveness of the proposed topology over the recent topologies.

Style APA, Harvard, Vancouver, ISO itp.

22

Debnath, Tutan, Rakesh R, Mriganka Ghosh Majumder, Mohammed Imthias, K. Gopakumar, Umanand Loganathan i Leopoldo Garcia Franquelo. "A Multilevel Inverter with Inherent Common Coupling Point Voltage Balancing of Stacked Capacitors across a Single DC-Link for Induction Motor Drives". IEEE Transactions on Industrial Electronics, 2021, 1. http://dx.doi.org/10.1109/tie.2021.3137443.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Artykuły w czasopismach na temat „Inherent Capacitor Balancing”

Utwórz poprawne odniesienie w stylach APA, MLA, Chicago, Harvard i wielu innych