Gotowe bibliografie tematyczne / Field Programmable Gate Arrays

Gotowa bibliografia na temat „Field Programmable Gate Arrays”

Autor: Grafiati
Data publikacji: 4 czerwca 2021
Data aktualizacji: 21 lutego 2023

Utwórz poprawne odniesienie w stylach APA, MLA, Chicago, Harvard i wielu innych

Wybierz rodzaj źródła:

Spis treści

Zobacz listy aktualnych artykułów, książek, rozpraw, streszczeń i innych źródeł naukowych na temat „Field Programmable Gate Arrays”.

Przycisk „Dodaj do bibliografii” jest dostępny obok każdej pracy w bibliografii. Użyj go – a my automatycznie utworzymy odniesienie bibliograficzne do wybranej pracy w stylu cytowania, którego potrzebujesz: APA, MLA, Harvard, Chicago, Vancouver itp.

Możesz również pobrać pełny tekst publikacji naukowej w formacie „.pdf” i przeczytać adnotację do pracy online, jeśli odpowiednie parametry są dostępne w metadanych.

Artykuły w czasopismach na temat "Field Programmable Gate Arrays"

1

Marchal, Pierre. "Field-programmable gate arrays". Communications of the ACM 42, nr 4 (kwiecień 1999): 57–59. http://dx.doi.org/10.1145/299157.299594.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
2

Verma, H. "Field programmable gate arrays". IEEE Potentials 18, nr 4 (1999): 34–36. http://dx.doi.org/10.1109/45.796099.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
3

Lombardi, F. "Field Programmable Gate-Arrays". IEEE Design & Test of Computers 15, nr 1 (styczeń 1998): 8–9. http://dx.doi.org/10.1109/mdt.1998.655176.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
4

Bhatia, Dinesh. "Field-Programmable Gate Arrays". VLSI Design 4, nr 4 (1.01.1996): i—ii. http://dx.doi.org/10.1155/1996/87608.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
5

Hurst, S. L. "Field programmable gate arrays". Microelectronics Journal 28, nr 1 (styczeń 1997): 102. http://dx.doi.org/10.1016/s0026-2692(97)87854-8.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
6

Hurst, S. L. "Field-programmable gate arrays". Microelectronics Journal 25, nr 1 (luty 1994): 77–78. http://dx.doi.org/10.1016/0026-2692(94)90166-x.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
7

Jay, Christopher. "Field programmable gate arrays". Microprocessors and Microsystems 17, nr 7 (wrzesień 1993): 370. http://dx.doi.org/10.1016/0141-9331(93)90058-f.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
8

Greene, J., E. Hamdy i S. Beal. "Antifuse field programmable gate arrays". Proceedings of the IEEE 81, nr 7 (lipiec 1993): 1042–56. http://dx.doi.org/10.1109/5.231343.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
9

Leon, A. F. "Field programmable gate arrays in space". IEEE Instrumentation & Measurement Magazine 6, nr 4 (grudzień 2003): 42–48. http://dx.doi.org/10.1109/mim.2003.1251482.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
10

Rose, J., A. El Gamal i A. Sangiovanni-Vincentelli. "Architecture of field-programmable gate arrays". Proceedings of the IEEE 81, nr 7 (lipiec 1993): 1013–29. http://dx.doi.org/10.1109/5.231340.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
Więcej źródeł

Rozprawy doktorskie na temat "Field Programmable Gate Arrays"

1

Howard, Neil John. "Defect-tolerant Field-Programmable Gate Arrays". Thesis, University of York, 1994. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.359290.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
2

Hall, Tyson Stuart. "Field-Programmable Analog Arrays: A Floating-Gate Approach". Diss., Available online, Georgia Institute of Technology, 2004:, 2004. http://etd.gatech.edu/theses/available/etd-07122004-124607/unrestricted/hall%5Ftyson%5Fs%5F200407%5Fphd.pdf.

Pełny tekst źródła
Streszczenie:
Thesis (Ph. D.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2005. Directed by David Anderson.
Prvulovic, Milos, Committee Member ; Citrin, David, Committee Member ; Lanterman, Aaron, Committee Member ; Yalamanchili, Sudhakar, Committee Member ; Hasler, Paul, Committee Member ; Anderson, David, Committee Chair. Includes bibliographical references.
Style APA, Harvard, Vancouver, ISO itp.
3

Leong, David Chin Kuang. "Incremental placement for field-programmable gate arrays". Thesis, University of British Columbia, 2006. http://hdl.handle.net/2429/31671.

Pełny tekst źródła
Streszczenie:
As the logic capacity of FPGAs continues to increase with deep submicron technology, performing a full recompilation for small iterative changes in a large design is an extremely time-consuming and costly process. To address this issue, this thesis presents a new incremental placement algorithm for FPGAs named "iPlace" that significantly reduces the time required for recompilation. The iPlace algorithm is based on shifting, compaction, and annealing. Key ideas from the algorithm include a placement super-grid that is larger than the physical size of the FPGA. The super-grid allows insertion of additional CLBs into areas with no free locations by CPU-efficient shifting. This is followed by a compaction scheme to re-legalize CLBs that are shifted to illegal locations outside of the physical size of the FPGA. The algorithm ends with a low-temperature anneal to improve quality. This algorithm is capable of handling multiple design changes across large regions of a FPGA. This is especially useful for hierarchical designs where sub-circuits are re-used multiple times. If one such sub-circuit is modified, iPlace can quickly produce a high quality incremental placement solution. For a single region of design change, we found that iPlace is 34 to 260 times faster than the academic tool Versatile Place and Route (VPR) in default mode. Compared to VPR's reduced-quality "-fast" placement option, iPlace is 3 to 28 times faster with equivalent quality. For multiple regions of design changes, iPlace is still 50-70 times faster compared to VPR in default mode when up to 2/3 of the CLBs are modified; Compared to the "-fast" placement option, iPlace is still 5-8 times faster. We believe that iPlace is the first academically available incremental placement algorithm capable of handling significant changes to a netlist for very large circuits.
Applied Science, Faculty of
Electrical and Computer Engineering, Department of
Graduate
Style APA, Harvard, Vancouver, ISO itp.
4

Messa, Norman C. "Design implementation into field programmable gate arrays". Thesis, Monterey, California. Naval Postgraduate School, 1991. http://hdl.handle.net/10945/26451.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
5

Niu, Jianyong. "Digital control using field programmable gate arrays". Thesis, University of Sheffield, 2006. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.434507.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
6

Lu, Aiguo. "Logic synthesis for field programmable gate arrays". Thesis, University of Bristol, 1995. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.295061.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
7

Newalkar, Aditya. "Alternative techniques for Built-In Self-Test of Field Programmable Gate Arrays". Auburn, Ala., 2005. http://repo.lib.auburn.edu/2005%20Summer/master's/NEWALKAR_ADITYA_6.pdf.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
8

Карнаушенко, В. П., i А. В. Бородин. "Field Programmable Counter Arrays Integration with Field Programmable Gates Arrays". Thesis, NURE, MC&FPGA, 2019. https://mcfpga.nure.ua/conf/2019-mcfpga/10-35598-mcfpga-2019-004.

Pełny tekst źródła
Streszczenie:
Field Programmable Counter Arrays (FPCAs) have been recently introduced to close the gap between Field Programmable Gates Arrays (FPGA) and Application Specified Integrated Circuits (ASICs) for arithmetic dominated applications. FPCAs are reconfigurable lattices that can be embedded into FPGAs to efficiently compute the result of multi-operand additions.
Style APA, Harvard, Vancouver, ISO itp.
9

Vachranukunkiet, Petya Nagvajara Prawat Johnson Jeremy. "Power flow computation using field programmable gate arrays /". Philadelphia, Pa. : Drexel University, 2007. http://hdl.handle.net/1860/1789.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
10

Camus, Dominic Roger. "Improved logic optimisation for field programmable gate arrays". Thesis, University of Oxford, 1999. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.301840.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
Więcej źródeł

Książki na temat "Field Programmable Gate Arrays"

1

Brown, Stephen D. Field-Programmable Gate Arrays. Boston, MA: Springer US, 1992.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
2

Brown, Stephen D., Robert J. Francis, Jonathan Rose i Zvonko G. Vranesic. Field-Programmable Gate Arrays. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
3

D, Brown Stephen, red. Field-programmable gate arrays. Boston: Kluwer Academic Publishers, 1992.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
4

Murgai, Rajeev. Logic synthesis for field-programmable gate arrays. Boston: Kluwer Academic Publishers, 1995.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
5

1955-, Trimberger Stephen, red. Field-programmable gate array technology. Boston: Kluwer Academic Publishers, 1994.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
6

Ukeiley, Richard Larry. Field programmable gate arrays (FPGAs): The 3000 series. Englewood Cliffs, N.J: PTR Prentice Hall, 1993.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
7

Vuillamy, Jean-Michel. Performance enhancement in field-programmable Gate Arrays. Ottawa: National Library of Canada, 1991.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
8

Murgai, Rajeev. Logic Synthesis for Field-Programmable Gate Arrays. Boston, MA: Springer US, 1995.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
9

Messa, Norman C. Design implementation into field programmable gate arrays. Monterey, Calif: Naval Postgraduate School, 1991.

Znajdź pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
10

Murgai, Rajeev, Robert K. Brayton i Alberto Sangiovanni-Vincentelli. Logic Synthesis for Field-Programmable Gate Arrays. Boston, MA: Springer US, 1995. http://dx.doi.org/10.1007/978-1-4615-2345-1.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
Więcej źródeł

Części książek na temat "Field Programmable Gate Arrays"

1

Gu, Changyi. "Field-Programmable Gate Arrays". W Building Embedded Systems, 191–231. Berkeley, CA: Apress, 2016. http://dx.doi.org/10.1007/978-1-4842-1919-5_9.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
2

Barkalov, Alexander, Larysa Titarenko i Małgorzata Mazurkiewicz. "Field Programmable Gate Arrays". W Foundations of Embedded Systems, 81–106. Cham: Springer International Publishing, 2019. http://dx.doi.org/10.1007/978-3-030-11961-4_4.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
3

Brown, Stephen D., Robert J. Francis, Jonathan Rose i Zvonko G. Vranesic. "Introduction to FPGAs". W Field-Programmable Gate Arrays, 1–11. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0_1.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
4

Brown, Stephen D., Robert J. Francis, Jonathan Rose i Zvonko G. Vranesic. "Commercially Available FPGAs". W Field-Programmable Gate Arrays, 13–43. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0_2.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
5

Brown, Stephen D., Robert J. Francis, Jonathan Rose i Zvonko G. Vranesic. "Technology Mapping for FPGAs". W Field-Programmable Gate Arrays, 45–86. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0_3.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
6

Brown, Stephen D., Robert J. Francis, Jonathan Rose i Zvonko G. Vranesic. "Logic Block Architecture". W Field-Programmable Gate Arrays, 87–115. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0_4.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
7

Brown, Stephen D., Robert J. Francis, Jonathan Rose i Zvonko G. Vranesic. "Routing for FPGAs". W Field-Programmable Gate Arrays, 117–45. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0_5.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
8

Brown, Stephen D., Robert J. Francis, Jonathan Rose i Zvonko G. Vranesic. "Flexibility of FPGA Routing Architectures". W Field-Programmable Gate Arrays, 147–67. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0_6.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
9

Brown, Stephen D., Robert J. Francis, Jonathan Rose i Zvonko G. Vranesic. "A Theoretical Model for FPGA Routing". W Field-Programmable Gate Arrays, 169–90. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0_7.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
10

Seals, R. C., i G. F. Whapshott. "Field programmable gate arrays (FPGAs)". W Programmable Logic: PLDs and FPGAs, 102–39. London: Macmillan Education UK, 1997. http://dx.doi.org/10.1007/978-1-349-14003-9_4.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.

Streszczenia konferencji na temat "Field Programmable Gate Arrays"

1

Jyothi, Vinayaka, Ashik Poojari, Richard Stern i Ramesh Karri. "Fingerprinting Field Programmable Gate Arrays". W 2017 IEEE 35th International Conference on Computer Design (ICCD). IEEE, 2017. http://dx.doi.org/10.1109/iccd.2017.58.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
2

DeHon, A. "Entropy, Counting, and Programmable Interconnect". W Fourth International ACM Symposium on Field-Programmable Gate Arrays. IEEE, 1996. http://dx.doi.org/10.1109/fpga.1996.242346.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
3

Pérez López, Daniel, Aitor López Hernández, Andrés Macho Ortiz, Prometheus DasMahapatra i José Capmany Francoy. "Towards field-programmable photonic gate arrays". W Smart Photonic and Optoelectronic Integrated Circuits XXII, redaktorzy Sailing He i Laurent Vivien. SPIE, 2020. http://dx.doi.org/10.1117/12.2551289.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
4

Chow, P., P. G. Gulak i P. Chow. "A Field-Programmable Mixed-Analog-Digital Array". W Third International ACM Symposium on Field-Programmable Gate Arrays. IEEE, 1995. http://dx.doi.org/10.1109/fpga.1995.242048.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
5

Lombardi, F., D. Ashen, Xiaotao Chen i Wei Kang Huang. "Diagnosing Programmable Interconnect Systems for FPGAs". W Fourth International ACM Symposium on Field-Programmable Gate Arrays. IEEE, 1996. http://dx.doi.org/10.1109/fpga.1996.242436.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
6

Tong Liu, Wei Kang Huang i F. Lombardi. "Testing of Uncustomized Segmented Channel Field Programmable Gate Arrays". W Third International ACM Symposium on Field-Programmable Gate Arrays. IEEE, 1995. http://dx.doi.org/10.1109/fpga.1995.242145.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
7

Vi Cuong Chan i D. M. Lewis. "Area-Speed Tradeoffs for Hierarchical Field-Programmable Gate Arrays". W Fourth International ACM Symposium on Field-Programmable Gate Arrays. IEEE, 1996. http://dx.doi.org/10.1109/fpga.1996.242343.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
8

Lamoureux, Julien, i Steven Wilton. "Activity Estimation for Field-Programmable Gate Arrays". W 2006 International Conference on Field Programmable Logic and Applications. IEEE, 2006. http://dx.doi.org/10.1109/fpl.2006.311199.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
9

Bratt, A., i I. Macbeth. "Design and Implementation of a Field Programmable Analogue Array". W Fourth International ACM Symposium on Field-Programmable Gate Arrays. IEEE, 1996. http://dx.doi.org/10.1109/fpga.1996.242434.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
10

Chan, Pak K., i Martine D. F. Schlag. "Parallel placement for field-programmable gate arrays". W the 2003 ACM/SIGDA eleventh international symposium. New York, New York, USA: ACM Press, 2003. http://dx.doi.org/10.1145/611817.611825.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.

Raporty organizacyjne na temat "Field Programmable Gate Arrays"

1

Mumbru, Jose, George Panotopoulos i Demetri Psaltis. Optically Programmable Field Programmable Gate Arrays (FPGA) Systems. Fort Belvoir, VA: Defense Technical Information Center, styczeń 2004. http://dx.doi.org/10.21236/ada421336.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
2

Stepaniak, Michael J., Maarten Uijt de Haag i Frank Van Graas. Field Programmable Gate Array-Based Attitude Stabilization. Fort Belvoir, VA: Defense Technical Information Center, lipiec 2008. http://dx.doi.org/10.21236/ada485525.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
3

Manohar, Rajit. Experimental 3D Asynchronous Field Programmable Gate Array (FPGA). Fort Belvoir, VA: Defense Technical Information Center, marzec 2015. http://dx.doi.org/10.21236/ada614130.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
4

Wawrzynek, J., i K. Asanovic. Field-Programmable Gate Array (FPGA) Emulation for Computer Architecture. Fort Belvoir, VA: Defense Technical Information Center, sierpień 2009. http://dx.doi.org/10.21236/ada519578.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
5

Tyler, Stephen C. The Design of a Frequency Domain Interference Excision Processor Using Field Programmable Gate Arrays. Fort Belvoir, VA: Defense Technical Information Center, styczeń 2005. http://dx.doi.org/10.21236/ada432369.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
6

Wirthlin, Michael, Brent Nelson, Brad Hutchings, Peter Athanas i Shawn Bohner. Future Field Programmable Gate Array (FPGA) Design Methodologies and Tool Flows. Fort Belvoir, VA: Defense Technical Information Center, lipiec 2008. http://dx.doi.org/10.21236/ada492273.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
7

Manohar, Rajit. A Secure and Reliable High-Performance Field Programmable Gate Array for Information Processing. Fort Belvoir, VA: Defense Technical Information Center, marzec 2012. http://dx.doi.org/10.21236/ada559184.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
8

Learn, Mark Walter. Evaluation of soft-core processors on a Xilinx Virtex-5 field programmable gate array. Office of Scientific and Technical Information (OSTI), kwiecień 2011. http://dx.doi.org/10.2172/1013229.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
9

Lin, Chun-Shin. High Speed Publication Subscription Brokering Through Highly Parallel Processing on Field Programmable Gate Array (FPGA). Fort Belvoir, VA: Defense Technical Information Center, styczeń 2010. http://dx.doi.org/10.21236/ada514601.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
10

Bobrek, Miljko, Don Bouldin, David Eugene Holcomb, Stephen M. Killough, Stephen Fulton Smith i Christina D. Ward. Survey of Field Programmable Gate Array Design Guides and Experience Relevant to Nuclear Power Plant Applications. Office of Scientific and Technical Information (OSTI), wrzesień 2007. http://dx.doi.org/10.2172/991174.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
Możesz być także zainteresowany rozszerzonymi bibliografiami na temat „Field Programmable Gate Arrays” dla poszczególnych typów źródeł:
Artykuły w czasopismach Rozprawy doktorskie Książki
Oferujemy zniżki na wszystkie plany premium dla autorów, których prace zostały uwzględnione w tematycznych zestawieniach literatury. Skontaktuj się z nami, aby uzyskać unikalny kod promocyjny!

Do bibliografii