Kliknij ten link, aby zobaczyć inne rodzaje publikacji na ten temat: Capacitor.
Rozprawy doktorskie na temat „Capacitor”
Utwórz poprawne odniesienie w stylach APA, MLA, Chicago, Harvard i wielu innych
Sprawdź 50 najlepszych rozpraw doktorskich naukowych na temat „Capacitor”.
Przycisk „Dodaj do bibliografii” jest dostępny obok każdej pracy w bibliografii. Użyj go – a my automatycznie utworzymy odniesienie bibliograficzne do wybranej pracy w stylu cytowania, którego potrzebujesz: APA, MLA, Harvard, Chicago, Vancouver itp.
Możesz również pobrać pełny tekst publikacji naukowej w formacie „.pdf” i przeczytać adnotację do pracy online, jeśli odpowiednie parametry są dostępne w metadanych.
Przeglądaj rozprawy doktorskie z różnych dziedzin i twórz odpowiednie bibliografie.
1
Bereza, Bill Carleton University Dissertation Engineering Electrical. "A switched-capacitor circuit technique used to measure capacitor mismatch and explore capacitor and opamp nonlinearity". Ottawa, 1988.
Znajdź pełny tekst źródła
2
Danks, Daniel. "Capacitor discharge joining /". Full text open access at:, 1985. http://content.ohsu.edu/u?/etd,78.
Pełny tekst źródła
3
Wang, Tong. "Electrospun carbon nanofibers for electrochemical capacitor electrodes". Diss., Atlanta, Ga. : Georgia Institute of Technology, 2007. http://hdl.handle.net/1853/22563.
Pełny tekst źródłaStreszczenie:
Thesis (Ph. D.)--Textile and Fiber Engineering, Georgia Institute of Technology, 2007.Committee Chair: Satish Kumar; Committee Member: Anselm Griffin; Committee Member: John D. Muzzy; Committee Member: Ravi Bellamkonda; Committee Member: Rina Tannenbaum.
4
Ge, Yang. "Printed Charge Storage Capacitor". Doctoral thesis, Saechsische Landesbibliothek- Staats- und Universitaetsbibliothek Dresden, 2018. http://nbn-resolving.de/urn:nbn:de:bsz:14-qucosa-234123.
Pełny tekst źródłaStreszczenie:
In this thesis, new all-printed capacitors are developed for the applications of energy storage, filter, and resonant circuits by using new dielectric material and an advanced technology. The innovative devices provide satisficing electrical performances with high breakdown voltages and capacitance densities.
The main body of this thesis is divided in three parts. The first part is to introduce the fundamental background of printing technologies, electrical capacitors and printable materials. Among all the printing technologies, direct writing family is the most advantageous in the small-scale and fast production of printed electronics due to the properties of masterless processing, digital control, and print-on-demand. Both inkjet printing and ultrasonic fluid dispensing applied in this work are grouped into the direct writing family. A cross-linkable dielectric material poly(methyl methacrylate)84/(4-benzoylphenyl methacrylate)16 [P(MMA84/BPMA16)] exhibits the optimized chemical and mechanical stabilities in comparison with uncross-linked poly(methyl methacrylate) (PMMA). Poly(vinylidene fluoride-co-trifluoro ethylene) [P(VDF-TrFE)] exhibits a high dielectric constant of 16. The great advantages of both polymeric dielectrics make them ideal for printed electronics. The second part is devoted to the preparation of printed thin-film capacitors by providing four different layouts and architectures for multiple electronic applications. The printing setup, process setting and steps are summarized in detail.
The following part which is the major content of this thesis is divided into two aspects: in the first aspect, the intriguing new form of continuous solution dispensing technology, ultrasonic fluid dispensing, is demonstrated as an alternative printing technology for the commonly applied ones. In comparison with the widely-used inkjet printing, continuous solution dispensing is the most advantageous in thin-film capacitor processing with metal nanoparticle and polymer dielectric inks. It enables precise pattern transfers with low surface roughness, small feature size (as small as 5 μm), and accurate positioning (5 μm resolution).
Most importantly, problems due to discrete droplets and nozzle clogging in inkjet printing are avoided in continuous solution dispensing. All the inks applied for printed capacitors in this work are printed successfully with this innovating technology. Direct printing on demand and rapid switching among different inks are some other attributes of this printing technology that enable high throughput. The second aspect of this part is to characterize and evaluate the fabricated capacitors. The measured values include capacitor dimension, dielectric strength, capacitance density, energy density, charge/discharge behavior and so on.
In summary, this work provides not only the use of the advantageous materials P(MMA84/BPMA16) and P(VDF-TrFE) in high-performance capacitors, but also paves the way of developing thin-film capacitors with a new continuous solution dispensing technology which makes the low-cost and high-quality manufacture of printed devices possible.
5
Hansmann, Chirstine Henriette. "Active capacitor voltage stabilisation in a medium-voltage flying-capacitor multilevel active filter". Thesis, Stellenbosch : University of Stellenbosch, 2005. http://hdl.handle.net/10019.1/1762.
Pełny tekst źródłaStreszczenie:
Thesis (MScEng (Electrical and Electronic Engineering))--University of Stellenbosch, 2005.A switching state substitution must be developed that will make use of both single-phase redundancies and three-phase redundancies in the flying-capacitor topology. Losses should be taken into consideration and the algorithm must be designed for implementation on the existing PEC33 system, with on-board DSP (TMS320VC33) and FPGA (EP1K50QC208). The specific power-electronics application is a medium-voltage active filter. Existing capacitor voltage stabilisation schemes are investigated and a capacitor-voltage based algorithm is developed that is investigated in parallel with the Donzel and Bornard algorithm. Detailed simulation models are built for the evaluation of both existing and the proposed algorithm. Three-phase control is also evaluated. Timing analysis of the proposed algorithm shows that a DSP-only implementation of the proposed capacitor-based solution is not feasible. Detail design of the digital controller hereof is implemented in VHDL. Finally, a four-cell controller is fitted into the FPGA. A scalable hardware sorting architecture is utilised.
6
Pu, Suan Hui. "A micromachined zipping variable capacitor". Thesis, Imperial College London, 2006. https://eprints.soton.ac.uk/347820/.
Pełny tekst źródłaStreszczenie:
Micro-electro-mechanical systems (MEMS) have become ubiquitous in recent years and are found in a wide range of consumer products. At present, MEMS technology for radio-frequency (RF) applications is maturing steadily, and significant improvements have been demonstrated over solid-state components. A wide range of RF MEMS varactors have been fabricated in the last fifteen years. Despite demonstrating tuning ranges and quality factors that far surpass solid-state varactors, certain challenges remain. Firstly, it is difficult to scale up capacitance values while preserving a small device footprint. Secondly, many highly-tunable MEMS varactors include complex designs or process flows. In this dissertation, a new micromachined zipping variable capacitor suitable for application at 0.1 to 5 GHz is reported. The varactor features a tapered cantilever that zips incrementally onto a dielectric surface when actuated electrostatically by a pulldown electrode. Shaping the cantilever using a width function allows stable actuation and continuous capacitance tuning. Compared to existing MEMS varactors, this device has a simple design that can be implemented using a straightforward process flow. In addition, the zipping varactor is particularly suited for incorporating a highpermittivity dielectric, allowing the capacitance values and tuning range to be scaled up. This is important for portable consumer electronics where a small device footprint is attractive. Three different modelling approaches have been developed for zipping varactor design. A repeatable fabrication process has also been developed for varactors with a silicon dioxide dielectric. In proof-of-concept devices, the highest continuous tuning range is 400% (24 to 121 fF) and the measured quality factors are 123 and 69 (0.1 and 0.7 pF capacitance, respectively) at 2 GHz. The varactors have a compact design and fit within an area of 500 by 100 μm.
7
Jong, Owen. "Multi Resonant Switched-Capacitor Converter". Thesis, Virginia Tech, 2019. http://hdl.handle.net/10919/88019.
Pełny tekst źródłaStreszczenie:
This thesis presents a novel Resonant Switched-Capacitor Converter with Multiple Resonant Frequencies, abbreviated as MRSCC for both high density and efficiency non-isolated large step-down Intermediate Bus Converter (IBC). Conventional Resonant Switched-Capacitor Converter (RSCC) proposed by Shoyama and its high voltage conversion ratio derivation such as Switched-Tank Converter (STC) by Jiang and li employ half sinusoidal-current charge transfer method between capacitors to achieve high efficiency and density operation by adding a small resonant inductor in series to pure switched-capacitor converter's (SCC) flying capacitor. By operating switching frequency to be the same as its resonant frequency, RSCC achieves zero-current turn off operation, however, this cause RSCC and its derivation suffer from component variation issue for high-volume adoption. Derived from RSCC, MRSCC adds additional high frequency resonant component, operates only during its dead-time, by adding small capacitor in parallel to RSCC's resonant inductor. By operating switching frequency higher than its main resonant frequency, MRSCC utilizes double chopped half-sinusoidal current charge transfer method between capacitors to further improve efficiency. In addition, operating switching frequency consistently higher than its resonant frequency, MRSCC provides high immunity towards component variation, making it and its derivation viable for high-volume adoption.MS
Following the recent trend, most internet services are moving towards cloud computing. Large data applications and growing popularity of cloud computing require hyperscale data centers and it will continue to grow rapidly in the next few years to keep up with the demand [4]. These cutting-edge data centers will require higher performance multi-core CPU and GPU installations which translates to higher power consumption. From 10MWatts of power, typical data centers deliver only half of this power to the computing load which includes processors, memory and drives. Unfortunately, the rest goes to losses in power conversion, distribution and cooling [5]. Industry members look into increasing backplane voltage from 12V to 48V in order to reduce distribution loss. This thesis proposes a novel Resonant Switched-Capacitor Converter using Multiple Resonant Frequencies to accommodate this increase of backplane voltage.
8
Yadhati, Vennela. "A comparative study of capacitor voltage balancing techniques for flying capacitor multi-level power electronic converters". Diss., Rolla, Mo. : Missouri University of Science and Technology, 2010. http://scholarsmine.mst.edu/thesis/pdf/Yadhati_09007dcc807d2cc9.pdf.
Pełny tekst źródłaStreszczenie:
Thesis (M.S.)--Missouri University of Science and Technology, 2010.Vita. The entire thesis text is included in file. Title from title screen of thesis/dissertation PDF file (viewed July 26, 2010) Includes bibliographical references (p. 96-102).
9
Wynne, Edward McFaddin. "Determination of the Shelf Life of Aluminum Electrolytic Capacitors". Thesis, University of North Texas, 2002. https://digital.library.unt.edu/ark:/67531/metadc3104/.
Pełny tekst źródłaStreszczenie:
The aluminum electrolytic capacitor is used extensively in the electric utility industry. A factor limiting the storage of spare capacitors is the integrity of the aluminum oxide dielectric, which over time breaks down contributing to a shelf life currently estimated at one nuclear power electric generating station to be approximately five years. This project examined the electrical characteristics of naturally aged capacitors of several different styles to determine if design parameters were still within limits. Additionally, the effectiveness of a technique known as “Reforming” was examined to determine its impact on those characteristics.
10
Darwish, M. K. E.-S. "Switched-capacitor filters for power applications". Thesis, Brunel University, 1987. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.375203.
Pełny tekst źródła
11
Pun, C. K. "Frequency analysis of switched capacitor networks". Thesis, University of Hull, 1986. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.383753.
Pełny tekst źródła
12
Chen, Minjie Ph D. Massachusetts Institute of Technology. "Stacked switched capacitor energy buffer architecture". Thesis, Massachusetts Institute of Technology, 2012. http://hdl.handle.net/1721.1/73699.
Pełny tekst źródłaStreszczenie:
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2012.This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives and Special Collections.
Cataloged from student-submitted PDF version of thesis.
Includes bibliographical references (p. 133-134).
Electrolytic capacitors are often used for energy buffering applications, including buffering between single-phase ac and dc. While these capacitors have high energy density compared to film and ceramic capacitors, their life is limited and their reliability is a major concern. This thesis presents a series of stacked switched capacitor (SSC) energy buffer architectures which overcome this limitation while achieving comparable effective energy density without electrolytic capacitors. The architectural approach is introduced along with design and control techniques which enable this energy buffer to interface with other circuits. A prototype SSC energy buffer using film capacitors, designed for a 320 V dc bus and able to support a 135 W load has been built and tested with a power factor correction circuit. This thesis starts with a detailed comparative study of electrolytic, film, and ceramic capacitors, then introduces the principles of SSC energy buffer architectures, and finally designs and explains the design methodologies of a prototype circuit. The experimental results successfully demonstrate the effectiveness of the approach.
by Minjie Chen.
S.M.
13
Fonseca, Carla Maria Nascimento Polo da. "Desenvolvimento de um capacitor eletroquimico polimerico". [s.n.], 1997. http://repositorio.unicamp.br/jspui/handle/REPOSIP/248642.
Pełny tekst źródłaStreszczenie:
Orientador: Marco-Aurelio de PaoliTese (doutorado) - Universidade Estadual de Campinas, Instituto de Quimica
Made available in DSpace on 2018-07-22T23:29:35Z (GMT). No. of bitstreams: 1 Fonseca_CarlaMariaNascimentoPoloda_D.pdf: 4024046 bytes, checksum: 10a24a4a6dfb48efc75c224419fbdc45 (MD5) Previous issue date: 1997
Doutorado
14
Gai, Yingkun. "Noise analysis for switched-capacitor circuitry". [Ames, Iowa : Iowa State University], 2008.
Znajdź pełny tekst źródła
15
Nejadmalayeri, Amir Hossein. "CDMA channel selection using switched capacitor techniques". Waterloo, Ont. : University of Waterloo, [Dept. of Electrical and Computer Engineering], 2001. http://etd.uwaterloo.ca/etd/anejadma2001.pdf.
Pełny tekst źródłaStreszczenie:
Thesis (M.A.Sc.) - University of Waterloo, 2001."A thesis presented to the University of Waterloo in fulfillment of the thesis requirement for the degree of Master of Applied Science in Electrical and Computer Engineering". Includes bibliographical references.
16
U, Seng-Pan. "Impulse sampled switched-capacitor sampling rate converters". Thesis, University of Macau, 1997. http://umaclib3.umac.mo/record=b1445562.
Pełny tekst źródła
17
Nejadmalayeri, Amir Hossein. "CDMA Channel Selection Using Switched Capacitor Technique". Thesis, University of Waterloo, 2001. http://hdl.handle.net/10012/782.
Pełny tekst źródłaStreszczenie:
CDMA channel selection requires sharp as well as wide-band Filtering. SAW Filters which have been used for this purpose are only available in IF range. In direct conversion receivers this has to be done at low frequencies. Switched Capacitor technique has been employed to design a low power, highly selective low-pass channel select Filter for CDMA wireless receivers. The topology which has been chosen ensures the low sensitivity of the Filter response. The circuit has been designed in a mixed-mode 0. 18u CMOS technology working with a single supply of 1. 8 V while its current consumption is less than 10 mA.
18
Franca, Jose de Albuquerque Epifanio da. "Switched-capacitor systems for narrow bandpass filtering". Thesis, Imperial College London, 1985. http://hdl.handle.net/10044/1/37699.
Pełny tekst źródła
19
Kotha, Manasa. "Optically triggered thyristor for capacitor discharge applications". Diss., Columbia, Mo. : University of Missouri-Columbia, 2007. http://hdl.handle.net/10355/4998.
Pełny tekst źródłaStreszczenie:
Thesis (M.S.)--University of Missouri-Columbia, 2007.The entire dissertation/thesis text is included in the research.pdf file; the official abstract appears in the short.pdf file (which also appears in the research.pdf); a non-technical general description, or public abstract, appears in the public.pdf file. Title from title screen of research.pdf file (viewed on March 31, 2008) Includes bibliographical references.
20
Dudek, Frank. "Investigation of monolithic transconductor-capacitor video-filters". Thesis, Staffordshire University, 1999. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.285307.
Pełny tekst źródła
21
Yassine, H. M. "Design and realization of switched capacitor filters". Thesis, London South Bank University, 1985. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.618624.
Pełny tekst źródła
22
Hoyle, Alastair Richard. "Investigation of flat capacitor discharge electromagnetic launchers". Thesis, Loughborough University, 1999. https://dspace.lboro.ac.uk/2134/17677.
Pełny tekst źródłaStreszczenie:
In this thesis, studies of flat or pancake type electromagnetic launcher systems are described. The studies involved the development of several numerical models, and are supported throughout by experimental investigation. The models were based on a coaxial filamentary division technique, and the results they provided were compared with those from a commercial electromagnetic finite element modelling package. They were used to investigate some of the many possible launcher structures and power supply arrangements, as part of a wide-ranging parametric study. The aim of this thesis was to gain an insight into the factors that affect the performance of the launchers. Several different techniques were implemented to reduce the computation time. Practical experimentation provided a clear demonstration of the launcher technology, and supplied valuable model validation data. To aid the experimental work new projectile speed and yaw measurement systems were developed, and these were supported by results from a high-speed camera. A novel dual projectile launcher was tested, and was shown to improve the launch efficiency and to operate at higher energies, due to the reduction in drive coil recoil. Projectile deformation was investigated in both solid discs and flat annular projectiles.
23
Yalkin, Cengiz. "Digitally controlled programmable active switched capacitor filters". Thesis, Monterey, California. Naval Postgraduate School, 1987. http://hdl.handle.net/10945/22244.
Pełny tekst źródła
24
Bingham, Eldon Wade, i Sherif Michael. "Stray insensitive switched capacitor composite operational amplifiers". Thesis, Monterey, California: Naval Postgraduate School, 1993. http://hdl.handle.net/10945/24229.
Pełny tekst źródła
25
Raisor, Ralph C. "Parasitic free switched capacitor composite operationa amplifiers". Thesis, Monterey, California. Naval Postgraduate School, 1991. http://hdl.handle.net/10945/26687.
Pełny tekst źródłaStreszczenie:
In this research, analog active circuits are analyzed and designed using periodic sampling techniques. Switched capacitor networks are the basis of these techniques. A parasitic free switched capacitor network is combined with composite operational amplifiers to facilitate implementation of low sensitivity, wide bandwidth, analog integrated circuits. The resulting designed network is implemented into a finite gain circuit and into a bandpass filter network. The results of these applications are compared with the results obtained from continuous circuits of the same design
26
Watkins, Stephen James. "Optimal control of multilevel flying-capacitor converters". Thesis, University of Leeds, 2005. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.424230.
Pełny tekst źródła
27
Lee, Sungah. "A zero-crossing switched-capacitor filter design". Thesis, Massachusetts Institute of Technology, 2008. http://hdl.handle.net/1721.1/44452.
Pełny tekst źródłaStreszczenie:
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2008.Includes bibliographical references (p. 62).
Design of switched capacitor circuits in scaled CMOS technologies is becoming difficult because of low device intrinsic gain and reduced power supply voltage. To solve these problems, comparator-based switched-capacitor (CBSC) circuits and zero-crossing based circuits (ZCBC) were suggested as a possible solution to the op-amp based circuits. In this thesis, we explore zero-crossing based circuits (ZCBC) in high-order differential switched-capacitor filters to replace area inefficient op-amps-based continuous-time baseband filters. For the prototype for the zero-crossing based high-order switched capacitor filter, a low-pass ladder filter network will be used which is less sensitive to component variations. Several transformation steps from this low-pass passive ladder filter network to a differential high-order switched capacitor filter will be explored. To verify this architecture, SWITCAP will be used. And then ZCBC circuit implementation in Cadence will be explored.
by Sungah Lee.
S.M.
28
Peter, Kenneth W. "Integrated interface circuits for switched capacitor sensors". Thesis, University of Edinburgh, 1991. http://hdl.handle.net/1842/15637.
Pełny tekst źródłaStreszczenie:
This thesis reports an investigation into integrated interface circuits for switched capacitor sensors for application in industrial process control instrumentation networks. Three circuits are presented: an absolute capacitance to voltage converter; a capacitance ratio to frequency ratio converter; and a capacitance ratio to voltage ratio converter. Of the circuits, the first two are subject to most thorough investigation with the capacitance ratio to frequency ratio converter being of particular interest. This circuit is based upon a switched capacitor, frequency controlled, negative feedback loop which permits implementation with modest quality analogue components, such as are provided with a standardcell ASIC CMOS process. Initial investigations, accomplished with discrete component implementations of the interface circuits, reveal a significant departure in behaviour from that predicted by firstorder analysis. Switch induced chargefeedthrough is shown to be responsible for the deviation. In addition, parasitic induced jitter and frequency locking are identified as a second source of error. The three interface circuits are implemented as an integrated circuit using the European Silicon Structures (ES2) ASIC CMOS process, with a modification to permit the inclusion of fullcustom designed, chargefeedthrough compensated switches. This implementation exhibits greatly reduced chargefeedthrough, and circuit behaviour is in accordance with a modification to the firstorder analysis that includes the effects of chargefeedthrough. Importantly, no frequency locking and much reduced jitter is observed. Significantly, linear performance is obtained for the capacitance ratio to frequency ratio converter over a 20 to 1 capacitance range, with operation demonstrable down to 5pF sensor capacitance.
29
Yassine, Hatem Mahmoud. "Design and realization of switched capacitor filters". Thesis, London South Bank University, 1985. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.480856.
Pełny tekst źródła
30
Atcitty, Stanley. "Electrochemical Capacitor Characterization for Electric Utility Applications". Diss., Virginia Tech, 2006. http://hdl.handle.net/10919/29613.
Pełny tekst źródłaStreszczenie:
Electrochemical capacitors (ECs) have received a significant level of interest for use in the electric utility industry for a variety of potential applications. For example, ECs integrated with a power conversion system can be used to assist the electric utility by providing voltage support, power factor correction, active filtering, and reactive and active power support. A number of electric utility applications have been proposed but, to date, ECs have not been very well characterized for use in these applications. Consequently, there is a need to gain a better understanding of ECs when used in electric utility applications. ECs are attractive for utility applications because they have higher energy density than conventional capacitors and higher power density than batteries. ECs also have higher cycle life than batteries, which results in longer life spans. To better understand the system dynamics when ECs are used for utility applications requires suitable models that can be incorporated into the variety of software programs currently used to create dynamic simulations for the applications, programs such as PSPICEâ ¢, MATLAB Simulinkâ ¢, and PSCADâ ¢. To obtain a relevant simulation with predictive capability, the behavior of the EC on which the model is based must be well defined; this necessitates a thorough understanding of the electrical characteristics of these devices.
This paper and the associated research focus on the use of the electrochemical impedance spectroscopy (EIS) to develop nonlinear equivalent circuit models to better understand and characterize symmetric ECs (SECs) for electric utility applications. It also focuses on the development of analytical solutions to better understand SEC efficiency and energy utilization.
Representative static synchronous compensator (StatCom) systems, with and with out SECs, were simulated and discussed. The temperature effects on device ionic resistance and capacitance are covered as is the effect of temperature on maximum power transfer to a resistive load. Experimental data showed that the SEC's double-layer capacitance and ionic resistance are voltage dependent. Therefore a voltage-dependent RC network model was developed and validated and the results showed that this type of model mimicked the experimental SEC better than traditional electrical models. Analytical solutions were developed for the efficiency and energy utilization of an SEC. The analytical solutions are a function of operating voltages, constant current, and ionic resistance. The operating voltage method is an important factor in system design because the power conversion interface is typically limited by a voltage window and thus can determine the performance of SECs during charge and discharge. If the operating voltage window is not properly selected the current rating of the system can be reduced thus limiting the SECs performance.Ph. D.
31
Zhang, Xuan. "Switched Capacitor Circuit Based Isolated Power Converters". The Ohio State University, 2016. http://rave.ohiolink.edu/etdc/view?acc_num=osu1461327493.
Pełny tekst źródła
32
Campbell, Charles Robert Weston. "Switched capacitor networks : a novel prewarping procedure". Doctoral thesis, University of Cape Town, 1985. http://hdl.handle.net/11427/7586.
Pełny tekst źródłaStreszczenie:
Bibliography: leaves 152-157.Novel methods for prewarping filter specifications prior to realization. in Switched Capacitor (SC) form are presented. These allow the design of arbitrary response requirements, exhibiting a low amount of error that normally results from the frequency warping associated with sampled-data networks. Adjustment is applied to the pole and zero locations of a reference filter, using three distinct approaches (Center frequency "CF", Selectivity "S" and Complex Mapping "CM" pole/zero prewarping), developed for both the Lossless Discrete Integrator (LOI) and Bilinear (Bil) analog to digital transformations. The derivation of the prewarping expressions is explained with reference to these mappings, and the effect they have on the apparent pole and zero locations of an SC filter realization.
33
Leonardi, Suryanto Felix 1958, i Suryanto Felix 1958 Leonardi. "Switched-capacitor network synthesis using leapfrog method". Thesis, The University of Arizona, 1989. http://hdl.handle.net/10150/558107.
Pełny tekst źródła
34
Sin, Wing-luk. "An analysis of capacitor motors by computerized simulation /". [Hong Kong] : University of Hong Kong, 1988. http://sunzi.lib.hku.hk/hkuto/record.jsp?B12349720.
Pełny tekst źródła
35
Chuang, Ying-Chieh. "Floating capacitor active charge balancing for PHEV applications". Connect to resource, 2010. http://hdl.handle.net/1811/45430.
Pełny tekst źródła
36
Sethi, Kanika. "High-density capacitor array fabrication on silicon substrates". Thesis, Georgia Institute of Technology, 2010. http://hdl.handle.net/1853/37259.
Pełny tekst źródłaStreszczenie:
System integration and miniaturization demands are driving integrated thin film capacitor technologies with ultra-high capacitance densities for power supply integrity and efficient power management. The emerging need
for voltage conversion and noise-free power supply in bioelectronics and portable consumer products require ultra high-density capacitance of above 100 μF/cm2 with BDV 16-32 V ,independent capacitor array terminals and non-polar dielectrics. The aim of this research,therefore, is to explore a new silicon- compatible thin film nanoelectrode capacitor technology that
can meet all these demands. The nanoelectrode capacitor paradigm has two unique advances. The first advance is to achieve ultra-high surface area thin film electrodes by sintering metallic particles directly on a silicon substrate at CMOS- compatible temperatures. The second advance of this study is to conformally- deposit medium permittivity dielectrics over such particulate nanoelectrodes using Atomic Layer Deposition (ALD) process.
Thin film copper particle nanoelectrode with open-porous structure was achieved by choosing a suitable phosphate-ester dispersant, solvent and a
sacrificial polymer for partial sintering of copper particles to provide a continuous high surface area electrode. Capacitors with conformal ALD alumina as the dielectric and Polyethylene dioxythiophene (PEDT) as the top electrode showed 30X enhancement in capacitance density for a 20-30
micron copper particulate bottom electrode and 150X enhancement of capacitance density for a 75 micron electrode. These samples were tested
for their mechanical and electrical properties by using characterization techniques such as SEM, EDS, I-V and C-V plots. A capacitance density of
30 μF/cm2 was demonstrated using this approach.
The technology is extensible to much higher capacitance densities with better porosity control, reduction in particle size and higher
permittivity dielectrics.
37
Chan, zai-wei, i 陳哉維. "Capacitor Winding Optimization of Permanent Split Capacitor Motor Research". Thesis, 2013. http://ndltd.ncl.edu.tw/handle/90826270284861132137.
Pełny tekst źródłaStreszczenie:
碩士聖約翰科技大學
電機產業研發碩士專班
101
This study analyzes the permanent split capacitor motor by Taguchi Method optimal design, simulates with RMxprt and compares the results between simulation and modified motor prototype. Due to the costing issue, this study is based on analyzing of radius of primary, secondary winding and number of turns with Enameled Magnet Wire. The simulation is optimal by observing the variance of efficiency, torque and current with stator size 94mm*53mm*35mm, and modifying the motor prototype based on the simulated result.
38
Hsieh, Yi-Chien, i 謝宜倩. "Investigation on Capacity Fading of Aqueous MnO2·nH2O Electrochemical Capacitor". Thesis, 2007. http://ndltd.ncl.edu.tw/handle/05038660935238208217.
Pełny tekst źródłaStreszczenie:
碩士國立臺灣大學
化學工程學研究所
95
Cycle stability of MnO2·nH2O electrochemical capacitors has been studied by using chronopotentiometry tests, electrochemical impedance spectroscopy (EIS), and inductively coupled plasma-atomic emission spectrometer (ICP-AES). The extent of capacity fading, ranging from ~30 % to < 5 % in 1000 cycles, increases with current-rate and is markedly reduced with increasing binder content. Two fading mechanisms have been identified. With low binder content and at high current-rate, capacity fading occurs in conjunction with appreciable increase in transmission resistance, suggesting progressively deteriorating electric contacts among the pseudocapacitve oxide particles and conductive carbon. The mechanical failure of the electrode structure may arise from the cyclic volumetric variation of the pseudocapacitive oxide particles. On the other hand, increasing interfacial charge-transfer resistance upon cycling has been found to play an important role in capacity fading at low current-rate. In addition, there are two effective ways to suppress capacity fading under high specific charge/discharge current density. One is to use plenty of binder to strengthen the overall structure of the electrode. The other is to use Styrene-butadiene rubber (SBR) to replace Polyvinylidene difluoride (PVdF) as binder component. SBR binder bonded between the oxide particles is rapider to deform in response to the volume change of the oxide particles without introducing excessive stress at the binder-particle interface. Hence, the cycling stability of MnO2·nH2O electrochemical capacitors can be enhanced.
39
Hsieh, Yi-Chien. "Investigation on Capacity Fading of Aqueous MnO2 nH2O Electrochemical Capacitor". 2007. http://www.cetd.com.tw/ec/thesisdetail.aspx?etdun=U0001-1307200716375000.
Pełny tekst źródła
40
Wu, Jyun-yi, i 巫俊毅. "CMOS Switched-Capacitor Gain Amplifier with Enhanced Immunity to Capacitor-Mismatch". Thesis, 2007. http://ndltd.ncl.edu.tw/handle/31046229522759937562.
Pełny tekst źródłaStreszczenie:
碩士國立雲林科技大學
電子與資訊工程研究所
95
A number of similar pipelined stages are used in a typical ADC pipelined architecture. Each stage is composed of a 1.5-bit sub-ADC and a multiplying digital-to-analog converter (MDAC) circuit in which a 1.5-bit sub-DAC and multiply-by-two amplifier are united. However, we all know that it is difficult to achieve more than 10-bit accuracy without any calibration techniques because of capacitor mismatch. Different digital calibration and analog techniques have been developed to remove capacitor mismatch error. But digital calibrated ADCs are often associated with large power consumption and chip area due to the implementation of redundant calibration circuitry. There are several analog techniques that overcome the capacitor mismatch problem in switched-capacitor amplifier for pipelined ADC. In this thesis, we present a novel switched-capacitor amplifier with a gain of two that is immune to capacitor mismatch. The main beneficial point of the proposed amplifier is that the scheme produces two residue output voltage in four phases using one opamp. In other words, the valid output is generated within two phases. The concept used in the switched-capacitor amplifier is also applied to switched-capacitor integrator. In case of delta-sigama modulator, the gain error of integrator will degrade the signal-to-noise ratio. In this work, we also present a novel switched-capacitor integrator for higher resolution.
41
Ge, Yang. "Printed Charge Storage Capacitor". Doctoral thesis, 2017. https://tud.qucosa.de/id/qucosa%3A30865.
Pełny tekst źródłaStreszczenie:
In this thesis, new all-printed capacitors are developed for the applications of energy storage, filter, and resonant circuits by using new dielectric material and an advanced technology. The innovative devices provide satisficing electrical performances with high breakdown voltages and capacitance densities.
The main body of this thesis is divided in three parts. The first part is to introduce the fundamental background of printing technologies, electrical capacitors and printable materials. Among all the printing technologies, direct writing family is the most advantageous in the small-scale and fast production of printed electronics due to the properties of masterless processing, digital control, and print-on-demand. Both inkjet printing and ultrasonic fluid dispensing applied in this work are grouped into the direct writing family. A cross-linkable dielectric material poly(methyl methacrylate)84/(4-benzoylphenyl methacrylate)16 [P(MMA84/BPMA16)] exhibits the optimized chemical and mechanical stabilities in comparison with uncross-linked poly(methyl methacrylate) (PMMA). Poly(vinylidene fluoride-co-trifluoro ethylene) [P(VDF-TrFE)] exhibits a high dielectric constant of 16. The great advantages of both polymeric dielectrics make them ideal for printed electronics. The second part is devoted to the preparation of printed thin-film capacitors by providing four different layouts and architectures for multiple electronic applications. The printing setup, process setting and steps are summarized in detail.
The following part which is the major content of this thesis is divided into two aspects: in the first aspect, the intriguing new form of continuous solution dispensing technology, ultrasonic fluid dispensing, is demonstrated as an alternative printing technology for the commonly applied ones. In comparison with the widely-used inkjet printing, continuous solution dispensing is the most advantageous in thin-film capacitor processing with metal nanoparticle and polymer dielectric inks. It enables precise pattern transfers with low surface roughness, small feature size (as small as 5 μm), and accurate positioning (5 μm resolution).
Most importantly, problems due to discrete droplets and nozzle clogging in inkjet printing are avoided in continuous solution dispensing. All the inks applied for printed capacitors in this work are printed successfully with this innovating technology. Direct printing on demand and rapid switching among different inks are some other attributes of this printing technology that enable high throughput. The second aspect of this part is to characterize and evaluate the fabricated capacitors. The measured values include capacitor dimension, dielectric strength, capacitance density, energy density, charge/discharge behavior and so on.
In summary, this work provides not only the use of the advantageous materials P(MMA84/BPMA16) and P(VDF-TrFE) in high-performance capacitors, but also paves the way of developing thin-film capacitors with a new continuous solution dispensing technology which makes the low-cost and high-quality manufacture of printed devices possible.
42
Wu, Chun-Chang, i 吳浚彰. "A DC-DC Converter with Capacitor Multiplier Technique to Reduce the Compensation Capacitor". Thesis, 2011. http://ndltd.ncl.edu.tw/handle/g54gr5.
Pełny tekst źródłaStreszczenie:
碩士國立臺灣科技大學
電子工程系
99
This thesis aims to realize a capacitor multiplier technique to reduce the compensation capacitor of a DC-DC converter. To reduce the huge compacitor of the traditional DC-DC converter, a new architecture named “dual-loop control mode” is used. In this thesis, the operation principles and design considerations are analyzed and discussed. Compared with the conventional DC-DC converter, the proposed dual-loop control mode has some advantages, such as smaller compensation capacitor. The TSMC 0.35μm 2P4M 3.3/5V CMOS process is adopted to implement the chip. The simulation results under different process variations are shown to verify the feasibility of the proposed scheme.
43
LIN, LIN PEI, i 林培霖. "Metal-insulator-Metal Capacitor and Metal-between-Metal Parasitic Capacitor Aapplication and Achievement". Thesis, 2010. http://ndltd.ncl.edu.tw/handle/51308123368838367269.
Pełny tekst źródłaStreszczenie:
碩士中華技術學院
電子工程研究所碩士班
98
This thesis proposes the method of two types of capacitor of Integrated Circuitlayout, and mainly focuses on pipeline ADC. In order to comparison between two types of capacitor, separately applying on the same Integrated Circuit and different kind of layout appearances as the result. The two types of capacitor, Metal-insulator-Metal Capacitor and Metal-between-Metal Parasitic Capacitor, will occur the advantage and disadvantage for applying on the pipeline ADC. For the process of manufacturing measurement, Metal-insulator-Metal Capacitor needs one-mask to fulfill the process; however, it is not necessary for Metal-between-Metal Parasitic Capacitor. For the capacitor accuracy measurement, Metal-insulator-Metal Capacitor is accurate at pipeline ADC. And, Metal-between-Metal Parasitic Capacitor keeps the pace with Metal-insulator-Metal Capacitor on the application and accomplishment of Integrated Circuit of Pipeline ADC and Touch Panel. The thesis proposes two types of capacitor applying on the application and accomplishment of Integrated Circuit and comparison with the method of layout and different points of the view. Those two types of capacitor can be used on same application and may have the same result. For the manufacturing cost consideration, there will be more choices of the capacitors.
44
Huang, Chien-Chih, i 黃健智. "Variation-Aware Placement of Common-Centroid Unit Capacitor Array for Switched-Capacitor Analog Circuits". Thesis, 2016. http://ndltd.ncl.edu.tw/handle/92649422728173215665.
Pełny tekst źródłaStreszczenie:
博士國立中央大學
電機工程學系
104
The key performance of many analog integrated circuits, such as switched-capacitor integrator and analog-to-digital converter, are directly related to their accurate capacitance ratios. The accuracy of capacitance ratio is affected by the systematic and random variations of manufacturing processes more significantly when the manufacturing processes continue to shrink. The variation of capacitance ratio, which can be alleviated by paralleling unit capacitors, is then extended to the capacitor array placement problem. This dissertation is devoted to establish the relationship between the capacitor array placement and the capacitance ratio variation, and to propose the partition-based algorithm to form the capacitor array placement. Placing a unit capacitor at the center of a partitioned sub-array can achieve the lowest variations both systematic and random will be proved. Based on the approach to placing unit capacitor at the center of partitioned sub-array, the capacitor array placement is effectively generated and satisfied the coincidence, symmetry, and dispersion rules. Finally, the proposed algorithm is further applied to the placement of a binary-weighted capacitor array, which is used in successive-approximation register (SAR) analog-to-digital converters (ADCs). Experimental results show that the binary-weighted capacitor array placement can achieve less variation on binary-weighted continued ratio, higher linearity performance, and shorter placement generation time than the state-of-the-art.
45
Yu, Zai-Jun, i 俞再鈞. "New switched-capacitor differentiators and their applications in the design of switched-capacitor filters". Thesis, 1989. http://ndltd.ncl.edu.tw/handle/67753866458271726759.
Pełny tekst źródła
46
Bidari, Emad. "Low-voltage switched-capacitor circuits". Thesis, 1998. http://hdl.handle.net/1957/33450.
Pełny tekst źródłaStreszczenie:
In recent years, the rapidly growth of CMOS technology has evolved towards submicron and deep-submicron features. Due to smaller device sizes, and significant demand for low-power designs, the maximum allowable power supply voltage is restricted. So far, two solutions; clock boosting and switched opamp schemes have been proposed. The material presented in this thesis shows the drawback of these schemes while presenting three new methods for realizing low-voltage switched-capacitor integrators which are the key stages of ����� modulators and SC filters.
Using these integrators, several circuit realizations of SC filters and second order ����� modulators will be shown.Graduation date: 1999
47
Wang, Pi Zhong, i 王丕忠. "Feeder reconfiguration and capacitor switching". Thesis, 1994. http://ndltd.ncl.edu.tw/handle/23913666361038171642.
Pełny tekst źródła
48
ZHOU, GI-BAI, i 周啟白. "Programmable switched-capacitor sinusoidal generator". Thesis, 1987. http://ndltd.ncl.edu.tw/handle/76721719637701306914.
Pełny tekst źródła
49
Liang-Tong, Lin, i 林良通. "Reliability Study of PLZT Capacitor". Thesis, 1996. http://ndltd.ncl.edu.tw/handle/69612989331167380819.
Pełny tekst źródła
50
Li, Chang Hang, i 李長浩. "conducting polymer for electrochemical capacitor". Thesis, 2008. http://ndltd.ncl.edu.tw/handle/76759454639725401656.
Pełny tekst źródłaStreszczenie:
碩士東海大學
化學工程學系
96
Nano-sized core-shell particles were prepared using a mixed surfactant system in a micro-emulsion polymerization process. The core-shell structure that is composed of polypyrrole shell and PMMA core was verified by SEM and FTIR analysis. Thin films were prepared from these core-shell particles through the thermo-forming. The electric properties of the films were tested with LCR meter in the room condition. Cyclic voltammograms of the film in KCl electrolytes was also obtained for the potential use of the material as super-capacitors. Effects of the preparing processes, PPy fractions, and the concentration of the oxidants were studied. Our results showed a much superior system using the core-shell particles instead of the pure PPy particles.