Gotowa bibliografia na temat „ANALYSIS OF CMOS”
Utwórz poprawne odniesienie w stylach APA, MLA, Chicago, Harvard i wielu innych
Spis treści
Zobacz listy aktualnych artykułów, książek, rozpraw, streszczeń i innych źródeł naukowych na temat „ANALYSIS OF CMOS”.
Przycisk „Dodaj do bibliografii” jest dostępny obok każdej pracy w bibliografii. Użyj go – a my automatycznie utworzymy odniesienie bibliograficzne do wybranej pracy w stylu cytowania, którego potrzebujesz: APA, MLA, Harvard, Chicago, Vancouver itp.
Możesz również pobrać pełny tekst publikacji naukowej w formacie „.pdf” i przeczytać adnotację do pracy online, jeśli odpowiednie parametry są dostępne w metadanych.
Artykuły w czasopismach na temat "ANALYSIS OF CMOS"
LIAO, HAIFANG, WAYNE WEI-MING DAI i RUI WANG. "A NEW CMOS DRIVER MODEL FOR TRANSIENT ANALYSIS AND POWER DISSIPATION ANALYSIS". International Journal of High Speed Electronics and Systems 07, nr 02 (czerwiec 1996): 269–85. http://dx.doi.org/10.1142/s0129156496000116.
Pełny tekst źródłaCheyette, Oren. "OAS Analysis for CMOs". Journal of Portfolio Management 20, nr 4 (31.07.1994): 53–66. http://dx.doi.org/10.3905/jpm.1994.409485.
Pełny tekst źródłaJomaah, Jalal, Majida Fadlallah i Gerard Ghibaudo. "Low Frequency Noise Analysis in Advanced CMOS Devices". Advanced Materials Research 324 (sierpień 2011): 441–44. http://dx.doi.org/10.4028/www.scientific.net/amr.324.441.
Pełny tekst źródłaSheikh, Shireen T. "Comparative Analysis of CMOS OTA". IOSR journal of VLSI and Signal Processing 1, nr 3 (2012): 01–05. http://dx.doi.org/10.9790/4200-0130105.
Pełny tekst źródłaSchmitt-Landsiedel, D. "Yield Analysis of CMOS Ics". Solid State Phenomena 57-58 (lipiec 1997): 327–36. http://dx.doi.org/10.4028/www.scientific.net/ssp.57-58.327.
Pełny tekst źródłaDimitrijev, S., i N. Stojadinović. "Analysis of CMOS transistor instabilities". Solid-State Electronics 30, nr 10 (październik 1987): 991–1003. http://dx.doi.org/10.1016/0038-1101(87)90090-6.
Pełny tekst źródłaGajare, Milind, i Shedge D.K. "CMOS Trans Conductance based Instrumentation Amplifier for Various Biomedical Signal Analysis". NeuroQuantology 20, nr 5 (30.04.2022): 53–60. http://dx.doi.org/10.14704/nq.2022.20.5.nq22148.
Pełny tekst źródłaYao, Hong Tao, Zi Qiang Wang, Yuan Bao Gu i Zhen Gang Jiang. "Analysis of Black Level Calibration Algorithm for CIS". Applied Mechanics and Materials 599-601 (sierpień 2014): 1397–402. http://dx.doi.org/10.4028/www.scientific.net/amm.599-601.1397.
Pełny tekst źródłaPrajapati, Pankaj P., Anilkumar J. Kshatriya, Sureshbhai L. Bharvad i Abhay B. Upadhyay. "Performance analysis of CMOS based analog circuit design with PVR variation". Bulletin of Electrical Engineering and Informatics 12, nr 1 (1.02.2023): 141–48. http://dx.doi.org/10.11591/eei.v12i1.4357.
Pełny tekst źródłaCho, Won-ho, i Ki-sang Hong. "Affine Motion Based CMOS Distortion Analysis and CMOS Digital Image Stabilization". IEEE Transactions on Consumer Electronics 53, nr 3 (sierpień 2007): 833–41. http://dx.doi.org/10.1109/tce.2007.4341553.
Pełny tekst źródłaRozprawy doktorskie na temat "ANALYSIS OF CMOS"
Rabe, Dirk. "Accurate power analysis of integrated CMOS circuits on gate level". [S.l.] : [s.n.], 2001. http://deposit.ddb.de/cgi-bin/dokserv?idn=962733520.
Pełny tekst źródłaChan, Na-Han. "Rapid current analysis for CMOS digital circuits". Thesis, McGill University, 1994. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=26380.
Pełny tekst źródłaExtension tests on benchmark circuits containing up to 555 gates, which were analysed with CUREST using thousands of primary input patterns, demonstrate that the current analysis time is in the range of 1ms per gate per input pattern, using a SUN4/490 workstation with 32 Mb of main memory, running the SUN OS 4.103 operating system. The peak value of the total supply current, the current rise-time, and the time at which the peak occurs are usually computed to within 10% of HSPICE. However, appreciable errors often occur in the average current. This is because at the moment we do not have a good model for dealing with incomplete transitions associated with glitches in a CMOS gate.
Ruiz, Amador Dolly Natalia. "Multilevel aging phenomena analysis in complex ultimate CMOS designs". Thesis, Grenoble, 2012. http://www.theses.fr/2012GRENT002/document.
Pełny tekst źródłaIntegrated circuits evolution is driven by the trend of increasing operating frequencies and downscaling of the device size, while embedding more and more complex functionalities in a single chip. However, the continuation of the device-scaling race generates a number of technology challenges. For instance, the downscaling of transistor channel lengths induce short-channel effects (drain-induced barrier lowering and punch-through phenomena); high electric field in the devices tend to increase Hot electron effect (or Hot Carrier) and Oxide Dielectric Breakdown; higher temperatures in IC products generates an increase of the Negative Bias Temperature Instability (NBTI) effect on pMOS devices. Today, it is considered that the above reliability mechanisms are ones of the main causes of circuit degradation performance in the field. This dissertation will address the Hot Carrier (HC) and NBTI impacts on CMOS product electrical performances. A CAD bottom-up approach will be proposed and analyzed, based on the Design–in Reliability (DiR) methodology. With this purpose, a detailed analysis of the NBTI and the HC behaviours and their impact at different abstraction level is provided throughout this thesis. First, a physical framework presenting the NBTI and the HC mechanisms is given, focusing on electrical parameters weakening of nMOS and pMOS transistors. Moreover, the main analytical HC and NBTI degradation models are treated in details. In the second part, the delay degradation of digital standard cells due to NBTI, HCI is shown; an in-depth electrical CAD analysis illustrates the combined effects of design parameters and HCI/NBTI on the timing performance of standard cells. Additionally, a gate level approach is developed, in which HC and NBTI mechanisms are individually addressed. The consequences of the degradation at system level are presented in the third part of the thesis. With this objective, data extracted from silicon measures are compared against CAD estimations on two complexes IPs fabricated on STCMOS 45nm technologies. It is expected that the findings of this thesis highly contribute to the understanding of the NBTI and HC reliability wearout mechanisms at the system level.STAR
Ranjan, Mahim. "Analysis and design of CMOS ultra wideband receivers". Connect to a 24 p. preview or request complete full text in PDF format. Access restricted to UC campuses, 2006. http://wwwlib.umi.com/cr/ucsd/fullcit?p3220380.
Pełny tekst źródłaTitle from first page of PDF file (viewed September 8, 2006). Available via ProQuest Digital Dissertations. Vita. Includes bibliographical references (p. 121-123).
Rodnunsky, Nelson Lawrence. "Analysis of power dissipations in CMOS circuit designs". Thesis, National Library of Canada = Bibliothèque nationale du Canada, 1998. http://www.collectionscanada.ca/obj/s4/f2/dsk2/tape17/PQDD_0005/MQ34409.pdf.
Pełny tekst źródłaPhang, Khoman S. "CMOS optical preamplifier design using graphical circuit analysis". Thesis, National Library of Canada = Bibliothèque nationale du Canada, 2001. http://www.collectionscanada.ca/obj/s4/f2/dsk3/ftp04/NQ58961.pdf.
Pełny tekst źródłaYee, Gaylin Mildred. "An integrated micromachined CMOS spectrometer for biochemical analysis /". May be available electronically:, 2007. http://proquest.umi.com/login?COPT=REJTPTU1MTUmSU5UPTAmVkVSPTI=&clientId=12498.
Pełny tekst źródłaSullivan, Patrick J. "Analysis and experimental results of RF CMOS mixers /". Diss., Connect to a 24 p. preview or request complete full text in PDF format. Access restricted to UC campuses, 1998. http://wwwlib.umi.com/cr/ucsd/fullcit?p9835390.
Pełny tekst źródłaMuir, Keith Ross. "Mixed-mode microsystems for biological cell actuation and analysis". Thesis, University of Edinburgh, 2017. http://hdl.handle.net/1842/28879.
Pełny tekst źródłaBasedau, Philipp Michael. "Analysis and design of CMOS LC and crystal oscillators /". Zürich, 1999. http://e-collection.ethbib.ethz.ch/show?type=diss&nr=13216.
Pełny tekst źródłaKsiążki na temat "ANALYSIS OF CMOS"
Yusuf, Leblebici, red. CMOS digital integrated circuits: Analysis and design. Wyd. 2. Boston, MA: McGraw-Hill, 1998.
Znajdź pełny tekst źródłaYusuf, Leblebici, red. CMOS digital integrated circuits: Analysis and design. Wyd. 3. Boston: McGraw-Hill, 2003.
Znajdź pełny tekst źródłaKang, Sung-Mo. CMOS digital integrated circuits: Analysis and design. New York: McGraw-Hill, 1996.
Znajdź pełny tekst źródłaKang, Sung-Mo. CMOS digital integrated circuits: Analysis and design. Wyd. 2. Boston, Mass: McGraw-Hill, 1999.
Znajdź pełny tekst źródłaLi, Xiaopeng. Multi-standard CMOS wireless receivers: Analysis and design. Boston: Kluwer Academic Publishers, 2002.
Znajdź pełny tekst źródłaLi, Xiaopeng. Multi-standard CMOS wireless receivers: Analysis and design. Boston: Kluwer Academic Publishers, 2002.
Znajdź pełny tekst źródłaBasedau, Philipp Michael. Analysis and design of CMOS, LC, and crystal oscillators / Philipp Michael Basedau. Konstanz: Hartung-Gorre Verlag, 1999.
Znajdź pełny tekst źródłaCMOS voltage reference: An analytical and practical perspective. Hoboken: IEEE ; Wiley, 2013.
Znajdź pełny tekst źródłaMadrid, Philip E. Device design and process window analysis of a deep submicron CMOS VLSI technology. Reading, Mass: Addison-Wesley, 1992.
Znajdź pełny tekst źródłaNance, James Milton. Cmas tutorial workbook. Galveston, TX: National Oceanic and Atmospheric Administration, National Marine Fisheries Service, Southeast Fisheries Center, Galveston Laboratory, 1990.
Znajdź pełny tekst źródłaCzęści książek na temat "ANALYSIS OF CMOS"
Veendrick, Harry J. M. "Testing, Yield, Packaging, Debug and Failure Analysis". W Nanometer CMOS ICs, 495–571. Cham: Springer International Publishing, 2017. http://dx.doi.org/10.1007/978-3-319-47597-4_10.
Pełny tekst źródłaVeendrick, H. J. M. "Testing, yield, packaging, debug and failure analysis". W Nanometer CMOS ICs, 589–686. Dordrecht: Springer Netherlands, 2008. http://dx.doi.org/10.1007/978-1-4020-8333-4_10.
Pełny tekst źródłaGharavi, Sam, i Babak Heydari. "mm-Wave CMOS Noise Analysis". W Ultra High-Speed CMOS Circuits, 35–45. New York, NY: Springer New York, 2011. http://dx.doi.org/10.1007/978-1-4614-0305-0_4.
Pełny tekst źródłaBhushan, Manjul, i Mark B. Ketchen. "Data Analysis". W Microelectronic Test Structures for CMOS Technology, 317–58. New York, NY: Springer New York, 2011. http://dx.doi.org/10.1007/978-1-4419-9377-9_10.
Pełny tekst źródłaHehn, Thorsten, i Yiannos Manoli. "Analysis of Different Interface Circuits". W CMOS Circuits for Piezoelectric Energy Harvesters, 41–56. Dordrecht: Springer Netherlands, 2014. http://dx.doi.org/10.1007/978-94-017-9288-2_3.
Pełny tekst źródłaHehn, Thorsten, i Yiannos Manoli. "Performance Analysis of the PSCE Chip". W CMOS Circuits for Piezoelectric Energy Harvesters, 129–85. Dordrecht: Springer Netherlands, 2014. http://dx.doi.org/10.1007/978-94-017-9288-2_6.
Pełny tekst źródłaVillar Piqué, Gerard, i Eduard Alarcón. "3-Level Buck Converter Analysis and Specific Components Models". W CMOS Integrated Switching Power Converters, 133–70. New York, NY: Springer New York, 2011. http://dx.doi.org/10.1007/978-1-4419-8843-0_5.
Pełny tekst źródłaRishab Mehra, Sarita Kumari i Aminul Islam. "Cross-Coupled Dynamic CMOS Latches: Scalability Analysis". W Advances in Intelligent Systems and Computing, 307–15. Singapore: Springer Singapore, 2016. http://dx.doi.org/10.1007/978-981-10-2035-3_31.
Pełny tekst źródłaAlioto, Massimo, Elio Consoli i Gaetano Palumbo. "Analysis and Comparison in the Energy-Delay-Area Domain". W Flip-Flop Design in Nanometer CMOS, 119–73. Cham: Springer International Publishing, 2014. http://dx.doi.org/10.1007/978-3-319-01997-0_5.
Pełny tekst źródłaBoukhayma, Assim. "Detailed Noise Analysis in Low-Noise CMOS Image Sensors". W Ultra Low Noise CMOS Image Sensors, 61–83. Cham: Springer International Publishing, 2017. http://dx.doi.org/10.1007/978-3-319-68774-2_4.
Pełny tekst źródłaStreszczenia konferencji na temat "ANALYSIS OF CMOS"
Abbas, Haider Muhi, Mark Zwolinski i Basel Halak. "An application-specific NBTI ageing analysis method". W 2015 International Workshop on CMOS Variability (VARI). IEEE, 2015. http://dx.doi.org/10.1109/vari.2015.7456553.
Pełny tekst źródłaAbuayob, Eli, Evgeny Nisenboim, Amir Raveh, Baohua Niu i Tom Tong. "Complex Waveform Analysis for Advanced CMOS ICs". W ISTFA 2016. ASM International, 2016. http://dx.doi.org/10.31399/asm.cp.istfa2016p0068.
Pełny tekst źródłaKentaro Doi, Koichi Nakamura i Akitomo Tachibana. "Local-property analysis for modeling of gate insulator materials". W 2006 International Workshop on Nano CMOS (IWNC). IEEE, 2006. http://dx.doi.org/10.1109/iwnc.2006.4570993.
Pełny tekst źródłaNobuo Tanaka, Jun Yamasaki, Shin Inamoto i Koh Saitoh. "High-resolution TEM/STEM analysis of SiO2/Si(100) and La2O3/Si(100) interfaces". W 2006 International Workshop on Nano CMOS (IWNC). IEEE, 2006. http://dx.doi.org/10.1109/iwnc.2006.4570981.
Pełny tekst źródłaAlioto, Massimo, Elio Consoli i Gaetano Palumbo. "Analysis and comparison of variations in double edge triggered flip-flops". W 2014 5th European Workshop on CMOS Variability (VARI). IEEE, 2014. http://dx.doi.org/10.1109/vari.2014.6957076.
Pełny tekst źródłaGarcia-Redondo, Fernando, Marisa Lopez-Vallejo, Pablo Royer i Javier Agustin. "A tool for the automatic analysis of single events effects on electronic circuits". W 2014 5th European Workshop on CMOS Variability (VARI). IEEE, 2014. http://dx.doi.org/10.1109/vari.2014.6957082.
Pełny tekst źródłaRoger, Frederic, Anderson Singulani, Sara Carniello, Lado Filipovic i Siegfried Selberherr. "Global statistical methodology for the analysis of equipment parameter effects on TSV formation". W 2015 6th International Workshop on CMOS Variability (VARI). IEEE, 2015. http://dx.doi.org/10.1109/vari.2015.7456561.
Pełny tekst źródłaHatakeyama, Tomoyuki, Kazuyoshi Fushinobu i Ken Okazaki. "Effect of the Device Structure in Electro-Thermal Analysis of Si CMOS". W ASME 2005 Pacific Rim Technical Conference and Exhibition on Integration and Packaging of MEMS, NEMS, and Electronic Systems collocated with the ASME 2005 Heat Transfer Summer Conference. ASMEDC, 2005. http://dx.doi.org/10.1115/ipack2005-73151.
Pełny tekst źródłaLee, Ji Soo. "Improved analysis of CMOS photodiode". W Opto-Canada: SPIE Regional Meeting on Optoelectronics, Photonics, and Imaging, redaktor John C. Armitage. SPIE, 2017. http://dx.doi.org/10.1117/12.2283941.
Pełny tekst źródłaKupreyev, Dmitriy. "Noise analysis of CMOS-memristive and CMOS-resistive current mirrors". W 2018 International Conference on Computing and Network Communications (CoCoNet). IEEE, 2018. http://dx.doi.org/10.1109/coconet.2018.8476814.
Pełny tekst źródłaRaporty organizacyjne na temat "ANALYSIS OF CMOS"
Nguyen, Du Van. An ASIC Power Analysis System for Digital CMOS Design. Portland State University Library, styczeń 2000. http://dx.doi.org/10.15760/etd.7249.
Pełny tekst źródłaBalaban, Harold S., Paul M. Kodzwa, Andrew S. Rehwinkel, Gregory A. Davis i Patricia F. Bronson. Root Cause Analysis for the ATIRCM/CMWS Program. Fort Belvoir, VA: Defense Technical Information Center, czerwiec 2010. http://dx.doi.org/10.21236/ada555310.
Pełny tekst źródłaBenmerrouche, Mo. 11-BM CMS Beamline Radiation Shielding Analysis. Office of Scientific and Technical Information (OSTI), sierpień 2016. http://dx.doi.org/10.2172/1493166.
Pełny tekst źródłaEchevarria-Doyle, Waleska, S. McKay i Susan Bailey. Sensitivity of sediment transport analyses in dam removal applications. Engineer Research and Development Center (U.S.), wrzesień 2023. http://dx.doi.org/10.21079/11681/47595.
Pełny tekst źródłaAbercrombie, Daniel Robert, Hamed Bakhshiansohi, Sharad Agarwal, Jennifer Adelman-McCarthy, Andres Vargas Hernandez, Weinan Si, Lukas Layer i Jean-Roch Vlimant. Automatic log analysis with NLP for the CMS workflow handling. Office of Scientific and Technical Information (OSTI), listopad 2019. http://dx.doi.org/10.2172/1637601.
Pełny tekst źródłaGu, Xinyu, Chongbo Zhao i Jianying Xi. The clinical manifestations and treatment strategies of congenital myasthenic syndrome associated with endplate development and maintenance deficiency: a systematic review and meta-analysis of case reports and case series. INPLASY - International Platform of Registered Systematic Review and Meta-analysis Protocols, marzec 2023. http://dx.doi.org/10.37766/inplasy2023.3.0085.
Pełny tekst źródłaPeters, Valerie A., Alistair Ogilvie i Paul S. Veers. Wind energy Computerized Maintenance Management System (CMMS) : data collection recommendations for reliability analysis. Office of Scientific and Technical Information (OSTI), wrzesień 2009. http://dx.doi.org/10.2172/985499.
Pełny tekst źródłaPeters, Valerie A., i Alistair B. Ogilvie. Wind energy Computerized Maintenance Management System (CMMS) : data collection recommendations for reliability analysis. Office of Scientific and Technical Information (OSTI), styczeń 2012. http://dx.doi.org/10.2172/1035328.
Pełny tekst źródłaArhin, Stephen, Babin Manandhar i Adam Gatiba. Influence of Pavement Conditions on Commercial Motor Vehicle Crashes. Mineta Transportation Institute, grudzień 2023. http://dx.doi.org/10.31979/mti.2023.2343.
Pełny tekst źródłaSvynarenko, Radion, Theresa L. Profant i Lisa C. Lindley. Effectiveness of concurrent care to improve pediatric and family outcomes at the end of life: An analytic codebook. Pediatric End-of-Life (PedEOL) Care Research Group, College of Nursing, University of Tennessee, Knoxville, 2022. http://dx.doi.org/10.7290/m5fbbq.
Pełny tekst źródła