Gotowe bibliografie tematyczne / Analyse des circuits

Spis treści

Artykuły w czasopismach
Rozprawy doktorskie
Książki
Części książek
Streszczenia konferencji
Raporty organizacyjne

Gotowa bibliografia na temat „Analyse des circuits”

Autor: Grafiati

Data publikacji: 19 lipca 2023

Utwórz poprawne odniesienie w stylach APA, MLA, Chicago, Harvard i wielu innych

Wybierz rodzaj źródła:

Zobacz listy aktualnych artykułów, książek, rozpraw, streszczeń i innych źródeł naukowych na temat „Analyse des circuits”.

Przycisk „Dodaj do bibliografii” jest dostępny obok każdej pracy w bibliografii. Użyj go – a my automatycznie utworzymy odniesienie bibliograficzne do wybranej pracy w stylu cytowania, którego potrzebujesz: APA, MLA, Harvard, Chicago, Vancouver itp.

Możesz również pobrać pełny tekst publikacji naukowej w formacie „.pdf” i przeczytać adnotację do pracy online, jeśli odpowiednie parametry są dostępne w metadanych.

Artykuły w czasopismach na temat "Analyse des circuits"

Flatscher, Matthias, Markus Neumayer, Thomas Bretterklieber i Hannes Wegleiter. "Transmission Lines in Capacitance Measurement Systems: An Investigation of Receiver Structures". Sensors 23, nr 3 (19.01.2023): 1148. http://dx.doi.org/10.3390/s23031148.

Pełny tekst źródła

Streszczenie:

Dielectric sensing based on capacitive measurement technology is a favourable measurement approach in many industries and fields of application. From an electrical point of view, a coupling capacitance must be measured in the presence of stray capacitances. Different receiver circuit structures have been proposed for the underlying displacement current measurement. Ideally, the sensor assembly is directly connected to the sensor circuitry to minimize the influence with respect to these parasitic capacitances. However, under harsh operating conditions, e.g., at high temperatures, the sensor and the receiver circuit must be separated in order to protect the electronics. Consequently, the receiver circuit and the sensor have to be connected by cables, e.g., coaxial cables. The measurement setup differs significantly from the ideal design with a direct connection. In this paper, we investigate the behaviour of three common measurement circuits for capacitive measurements in instrumentations with cables. We study the interaction between the sensor and the electronics and analyse the operating behaviour of the circuit, as well as the operating states of the amplifiers used. We also address cross-sensitivities in the sensor design due to stray capacitances. The analyses are carried out for different cable lengths and measuring frequencies, and conditions for the usability of the circuit are deduced. In addition to the operational behaviour, we also evaluate the circuits by means of a noise analyses. Based on this analysis, we show a direct comparison of the circuits. The analysis is based on simulation studies, as well as collaborative measurements on test circuits where all circuit parameters are provided. The test circuits are realized with dedicated state-of-the-art circuit elements and, together with the analysis approach and the results, thus provide a basis for future developments.

Style APA, Harvard, Vancouver, ISO itp.

Fouad Hanna, Victor, Joseph Achkar, Odile Picon, Jacques Citerne, M’hamed Drissi i Chakir Amrani. "Analyse de Circuits Passifs en Technologie Microruban Suspendu". Annales Des Télécommunications 47, nr 11-12 (listopad 1992): 515–29. http://dx.doi.org/10.1007/bf02998314.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

ARYA, SUNIL, MORDECAI J. GOLIN i KURT MEHLHORN. "On the Expected Depth of Random Circuits". Combinatorics, Probability and Computing 8, nr 3 (maj 1999): 209–28. http://dx.doi.org/10.1017/s096354839900382x.

Pełny tekst źródła

Streszczenie:

In this paper we analyse the expected depth of random circuits of fixed fanin f. Such circuits are built a gate at a time, with the f inputs of each new gate being chosen randomly from among the previously added gates. The depth of the new gate is defined to be one more than the maximal depth of its input gates. We show that the expected depth of a random circuit with n gates is bounded from above by ef ln n and from below by 2.04 … f ln n.

Style APA, Harvard, Vancouver, ISO itp.

Mihaylenko, V., J. Chunyak i V. Bachinskiy. "Analysis of processes in converter with eleven zone regulation output voltage". POWER ENGINEERING: economics, technique, ecology, nr 3 (6.04.2020): 35–40. http://dx.doi.org/10.20535/1813-5420.3.2020.228610.

Pełny tekst źródła

Streszczenie:

Analysis of the electromagnetic processes is organized beside this article in electric circuit with semiconductor commutator . Mathematical model is created for analysis electro-magnetic processes in semiconductor converter with width pulsed regulation of the output voltage. The broughted graphs, which reflect the electromagnetic processes in electric circuit. Method much parametric functions was used when performing calculation. The mathematical model of the converter is created for eleven zoned regulations of the output voltage. Article is devoted to the development of a method of multi-parametric modulating functions by means of working out of new mathematical models and definition of functions and the algorithmic equations for the analysis on sub- system components of electromagnetic processes in electric circuits of variable structure with sinusoidal, direct and pulsing voltage. Introduction of functions with discrete parameters in the algorithmic equations for analysis of processes in circuits with semiconductor commutators simplifies modeling on subsystem components. The mathematical model of steady-state processes and transients in electric circuits of semiconductor converters of modulation type with multi-channel zonal use of phase and line voltages of a three-phase network of power supplies is developed. The mathematical model of electric circuits of thyristor shapers of electro-discharge pulses for the analysis and the matching of capacitors charging modes with decrease several times of electric resistance of technological load is also created. The obtained results have a great value for development theoretical electrical engineering in a direction of simplification of calculations of electromagnetic processes in electric circuits with semi-conductor converters of the electric power. The Electromagnetic processes in electric circuit under width- pulse regulation possible to analyse with use the algorithmic equations multivariable function, which argument are a system parameters semiconductor commutator, signal of control, phases to network of the power supply and time. Introduction multivariable function with discrete parameter in algorithmic equations of the analysis formed and connecting processes in electric circuit of the variable structure allows to reflect change of this structure under system components, simplifying modeling and analysis of such processes to account of the generalization of the got equations. Except specified correlations and diagrams designed model allows to analyse forms of the output voltages and current of the separate power modules.

Style APA, Harvard, Vancouver, ISO itp.

Li, Quan. "To Prosecute or Not to Prosecute, That is the Question: Agency Litigation under the Influence of Appellate Courts". Canadian Journal of Political Science 45, nr 1 (marzec 2012): 185–205. http://dx.doi.org/10.1017/s0008423911000953.

Pełny tekst źródła

Streszczenie:

Abstract. This article examines how institutional uncertainty within the US federal circuit courts influences regulatory agencies' enforcement choices of prosecution or non-prosecution. I argue that the circuits' random assignment of judges and cases creates institutional uncertainty in terms of variation in each circuit's possible rulings with respect to the bureaucracy's policy position. This, in turn, affects agencies' probability of prosecution because the high degree of uncertainty will discourage prosecution, given its cost. In other words, agencies reduce their exposure to judicial review by avoiding prosecution. I use ideological variance within the circuits as a proxy for measuring the circuit courts' internal group dynamics. Large ideological variance indicates high institutional uncertainty and consequently leads to fewer numbers of prosecutions by the bureaucracy. The empirical results based on the prosecution record of the Antitrust Division of the Department of Justice from 1950 to 1994 strongly support the theory.Résumé. L'article analyse comment l'imprévisibilité des décisions judiciaires au niveau des cours d'appel fédérales de circuit influence les décisions par les agences publiques de poursuivre les contrevenants à la règlementation. Je montre que l'attribution des juges et des causes par loterie crée de l'incertitude quant à l'issue des poursuites. L'incertitude réduit la probabilité que les agences publiques entament des poursuites judiciaires étant donné le coût élevé de celles-ci. En d'autres termes, les agences publiques atténuent l'implémentation de la règlementation par crainte de perdre devant des tribunaux imprévisibles. J'utilise une mesure de variance idéologique pour quantifier la dynamique de groupe à l'intérieur des circuits judiciaires. Une grande variance idéologique signifie un résultat incertain et mène à un nombre réduit de poursuites initiées par les agences publiques. Les données empiriques, provenant des registres de la Division Anti-trust du Ministère de la Justice des États-Unis pour la période s'étendant de 1950 à 1994, soutiennent fortement la théorie.

Style APA, Harvard, Vancouver, ISO itp.

Marani, R., i A. G. Perri. "Review—Thermal Effects in the Design of CNTFET-Based Digital Circuits". ECS Journal of Solid State Science and Technology 11, nr 4 (1.04.2022): 041006. http://dx.doi.org/10.1149/2162-8777/ac63e6.

Pełny tekst źródła

Streszczenie:

In this paper we review a method to analyse the thermal effects in the design of CNTFET-based digital circuits, enhancing a compact model, already proposed by us, in which the temperature variation in the drain current equation and in energy band gap is considered. At first the impact of temperature variations on design parameters of CNTFET is shown, with particular reference to the output and trans-characteristics, the output resistance, the transconductance. Then, using ADS software, the effects of temperature variations in the design of some digital circuits, are illustrated and widely discussed, emphasizing that the reviewed procedure can easily be applied to any other circuit based on CNTFET.

Style APA, Harvard, Vancouver, ISO itp.

Quinones, Gloria, i Iris Duhn. "Circuits of sympathy: Posthuman child, vibrant forces, things and places". Contemporary Issues in Early Childhood 23, nr 3 (wrzesień 2022): 237–52. http://dx.doi.org/10.1177/14639491221117223.

Pełny tekst źródła

Streszczenie:

New materialism has the potential to deepen critical engagement between vibrant things, everyday places and intra-actions between humans and non-humans in early childhood education. This article explores Australian pre-service teachers’ understandings of children and childhood when encountering the vibrant forces of things and places. The authors explore Jane Bennett's ‘circuits of sympathy’ to analyse the atmospheric forces encountered in pre-service teachers’ engagement with new materialism in their final year of study. Their research is guided by the following question: What happens when pre-service teachers conceptualise the posthuman child, things and places as related through circuits of sympathy? The authors suggest that sympathy, considered as a transformative agentic force, can generate connectivity across ideas, matter and practices, and adds depth and new perspectives to understandings of the posthuman child, with the result that new figurations of childhood emerge in this investigation. They conclude by discussing the implications of their study for posthuman research and how circuits of sympathy bring new atmospheric forces to childhood. The posthuman child, embedded in circuits of sympathy, is neither individualised nor collectivised but immersed in, and produced by, the circuit and its flows and disruptions. The modes and qualities of sympathy in the circuit shape what happens next: encounters that are sympathetically charged, are set to create new circuits of sympathy in their next encounters.

Style APA, Harvard, Vancouver, ISO itp.

Khatibi, Mahmood, i Hasan Modir Shanechi. "Using a modified Modal Series to analyse weakly nonlinear circuits". International Journal of Electronics 102, nr 9 (25.11.2014): 1457–74. http://dx.doi.org/10.1080/00207217.2014.982212.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Bremer, J. K., C. Zemko, J. Schmackers i W. Mathis. "Analyse und Entwurf von hochbitratigen Clock-and-Data-Recovery Schaltungen in CMOS-Technologie". Advances in Radio Science 5 (13.06.2007): 215–19. http://dx.doi.org/10.5194/ars-5-215-2007.

Pełny tekst źródła

Streszczenie:

Abstract. In dieser Arbeit wird ein neuartiges Schaltungskonzept für die Realisierung eines Phasendetektors einer Clock-and-Data-Recovery Schaltung vorgestellt. Es handelt sich hierbei um eine nichtlineare Phasendetektorarchitektur, die nach dem Verfahren von Alexander arbeitet. Um die Funktionalität des Phasendetektors im Hochfrequenzbereich zu gewährleisten, wurden in dem Design sehr schnell schaltende HLO-Flip-Flops (high-speed latching operation flip-flop) verwendet. Ein wesentliches Entwurfsziel war die Begrenzung des selbstgenerierten Jitters des Phasendetektors. Der Schaltungsentwurf wurde mit der Simulationsumgebung Cadence Spectre durchgeführt und die Funktionalität der Schaltung im GHz-Bereich anhand von ausgewählten Simulationen verifiziert. This paper presents a novel realization concept for Clock-and-Data-Recovery circuits. Our Design uses a nonlinear phase detector architecture, which is based on the Alexander phase detection method. In order to ensure circuit functionality in the RF region, we use very fast switching HLO-Flip-Flops (high-speed latching operation flip-flop) in our design. The primal goal in our design was the minimization of self induced jitter of the phase detector. The accuracy of our circuit design and the functionality in the GHz regime is confirmed by various circuit simulations executed with the SPECTRE Simulator.

Style APA, Harvard, Vancouver, ISO itp.

Мihaylenko, V., J. Chunyak, K. Trubitsin i V. Bachynskiy. "MATHEMATICAL MODEL OF A TWELVE-PULSE CONVERTER WITH SIXTEEN ZONE CONTROL OF THE OUTPUT VOLTAGE AND ACTIVE-INDUCTIVE LOADS". Collection of scholarly papers of Dniprovsk State Technical University (Technical Sciences) 2, nr 37 (23.04.2021): 68–72. http://dx.doi.org/10.31319/2519-2884.37.2020.13.

Pełny tekst źródła

Streszczenie:

Analysis of the electromagnetic processes is organized in this article in electric circuit with semiconductor commutator. Mathematical model twelve pulses of the converter is created for analysis of the electromagnetic processes in semiconductor converter with width-pulse regulation of the output voltage. The broughted graphs, which reflect the electromagnetic processes in electric circuit. Method multivariable function was used when performing calculation. The mathematical model of the converter is created for five zoned regulations of the output voltage. Using method multivariable function was found current and voltage of the load, as well as input currents of the converter. The load of the converter has actively inductive nature. Article is devoted to the development of a method of multi-parametric modulating functions by means of working out of new mathematical models and definition of functions and the algorithmic equations for the analysis on sub-system components of electromagnetic processes in electric circuits of variable structure with sinusoidal, direct and pulsing voltage. Introduction of functions with discrete parameters in the algorithmic equations for analysis of processes in circuits with semiconductor commutators simplifies modeling on subsystem components. The mathematical model of steady-state processes and transients in electric circuits of semiconductor converters of modulation type with multi-channel zonal use of phase and line voltages of a three-phase network of power supplies is developed. The mathematical model of electric circuits of thyristor shapers of electro-discharge pulses for the analysis and the matching of capacitors charging modes with decrease several times of electric resistance of technological load is also created. The obtained results have a great value for development theoretical electrical engineering in a direction of simplification of calculations of electromagnetic processes in electric circuits with semi-conductor converters of the electric power. The electromagnetic processes in electric circuit under width-pulse regulation possible to analyse with use the algorithmic equations multivariable function, which argument are a system parameters semiconductor commutator, signal of control, phases to network of the power supply and time. Introduction multivariable function with discrete parameter in algorithmic equations of the analysis formed and connecting processes in electric circuit of the variable structure allows to reflect change of this structure under system components, simplifying modeling and analysis of such processes to account of the generalization of the got equations. Except specified correlations and diagrams designed model allows to analyse forms of the output voltages and current of the separate power modules.

Style APA, Harvard, Vancouver, ISO itp.

Więcej źródeł

Rozprawy doktorskie na temat "Analyse des circuits"

Melcher, Elmar. "Analyse temporelle de circuits combinatoires /". Paris : Ecole nationale supérieure des télécommunications, 1993. http://catalogue.bnf.fr/ark:/12148/cb355884954.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Ondo, Ossa Albert. "Analyse des circuits financiers au Gabon". Nancy 2, 1985. http://www.theses.fr/1985NAN20005.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

BENBOUDJEMA, KAMEL. "Analyse symbolique des circuits micro-ondes". Paris 6, 1995. http://www.theses.fr/1995PA066524.

Pełny tekst źródła

Streszczenie:

Le present travail consiste a utiliser l'analyse symbolique pour simuler des circuits micro-ondes. Nous avons apporte des ameliorations a la methode d'interpolation polynomiale complexe, afin qu'elle puisse etre utilisee pour: - simuler des circuits comportant aussi bien des elements a constantes localisees (r, l, c, g, g#m, a. O. ,) que ceux a constantes distribuees (ligne homogene, ligne micro-ruban). De meme que les sources controlees (scct, stcc,) dont le coefficient de controle est complexe. - determiner les performances (gain en tension, gain en courant, coefficient de reflexion a l'entree, parametres de repartition,) de n'importe quel circuit lineaire, sous une forme completement symbolique (fonction analytique dependant de tous les elements du circuit et de la frequence complexe p) nous avons developpe le logiciel sysmic, base sur la methode d'interpolation polynomiale complexe amelioree, pour calculer la sensibilite absolue par rapport a la frequence et la sensibilite normalisee par rapport a un element du circuit. Ensuite, nous avons implante le modele petit signal de mesfet propose par scheinberg, dans le logiciel sysmic. Celui-ci comprend une routine d'optimisation. Il permet de predire les parametres s#i#j du mesfet, pour plusieurs points de polarisation. Enfin, nous avons propose une methode d'extraction des elements du schema equivalents petit signal du transistor a effet de champ, basee sur l'analyse symbolique et qui utilise le concept de transistor chaud et froid

Style APA, Harvard, Vancouver, ISO itp.

Ordas, Thomas. "Analyse des émissions électromagnétiques des circuits intégrés". Thesis, Montpellier 2, 2010. http://www.theses.fr/2010MON20001.

Pełny tekst źródła

Streszczenie:

Dans le domaine de la sécurisation des circuits intégrés, tel que les cartes à puce, les concepteurs de circuits sont contraints à innover, inlassablement, afin de trouver de nouvelles parades aux nouvelles attaques, notamment par canaux cachés. En effet, ces attaques, comme l'analyse des émissions électromagnétiques, permettent d'extraire des informations, contenues à l'intérieur des circuits, sensées être secrètes. Partant de ce constat, dans cette thèse, nous nous sommes focalisés sur l'étude et l'analyse électromagnétique et ce afin de quantifier les possibilités de ces attaques. Ce manuscrit est organisé de la manière qui suit. Dans un premier temps, une plateforme de mesures des émissions électromagnétiques temporelles, que nous avons développées, est présentée, ainsi que des résultats qui ont été obtenus, avec celle-ci, sur différents circuits. A partir de ces résultats, une synthèse des possibilités, relatives à la menace sécuritaire que constituent les analyses électromagnétiques est proposée ainsi que, des propositions de solutions, visant à réduire le rayonnement électromagnétique des circuits intégrés. Dans un second temps, nous nous sommes intéressés aux méthodes de simulation de ces émissions électromagnétiques. Un état de l'art, des outils de simulation existants aujourd'hui, nous a permis de mettre en évidence qu'aucun d'eux ne permet d'avoir une résolution suffisamment fine en termes d'émissions électromagnétiques. Afin de combler ce manque, un flot de simulation a été développé. Pour valider ce flot, une comparaison entre les résultats de mesure et les résultats de simulation a été effectuée
In the area of secure integrated circuits, such as smart cards, circuit designers are always looking to innovate to find new countermeasures against attacks by the various side channels that exist today. Indeed, side channels attacks such as the analysis of electromagnetic emissions permit to extract secret information contained in circuits. Based on this observation, in this thesis, we focused on the study of electromagnetic analysis to observe the analysis possibilities. This manuscript is organized as follows. Initially, we presented a measurement system for electromagnetic emissions in time domain, and the results obtained on different circuits. From these results, a summary of opportunities, relating to the security threat, posed by electromagnetic analysis, is proposed as well as solutions proposals to reduce electromagnetic radiations of integrated circuits. In a second step, we are interested in the simulation of electromagnetic emissions. A state of the art of simulation tools which exist today, has allowed us to demonstrate that none of them allowed to have a fine enough resolution in terms of electromagnetic emissions. To fill this gap, a simulation tool has been developed and to validate this flow, a comparison between measurement results and simulation results was performed

Style APA, Harvard, Vancouver, ISO itp.

Romefort, Dominique Villedieu. "Analyse statistique des circuits intégrès : caractérisation des modèles". Toulouse 3, 1990. http://www.theses.fr/1990TOU30087.

Pełny tekst źródła

Streszczenie:

Le travail presente porte sur l'analyse statistique des circuits integres (c. I. ) et plus particulierement sur la caracterisation des modeles statistiques, ceux-ci n'etant pas disponibles pour les composants des c. I. La caracterisation d'un modele statistique peut etre realisee a partir de la connaissance des parametres physiques directement issus du processus de fabrication, mais cette approche est limitee aux fabricants qui seuls disposent des informations necessaires. Une autre voie consiste a utiliser la mesure des performances sur un lot de composants: la methode proposee ici consiste alors a ajuster le modele sur chaque composant individuel; on obtient ainsi une base de parametres du modele, a partir de laquelle on determine la valeur moyenne et l'ecart-type de chaque parametre variable. Cette methode est principalement basee sur une optimisation parametrique, dont la solution peut dependre etroitement des algorithmes, des calculateurs et des valeurs de depart ainsi que de la qualite de la base de mesures et de l'adequation du modele. Les experimentations realisees ont montre la difficulte a obtenir un modele statistique fiable, liee aux differents points critiques cites ci-dessus, l'une des contraintes fondamentales etant de garantir l'univocite entre les mesures et les parametres du modele. Un protocole de caracterisation complet et original a ete elabore; il garantit la validite d'un modele representatif si toutes les etapes en sont franchies avec succes, et permet de tirer des conclusions objectives en cas d'insuffisance sur un des points critiques

Style APA, Harvard, Vancouver, ISO itp.

Dehbaoui, Amine. "Analyse Sécuritaire des Émanations Électromagnétiques des Circuits Intégrés". Thesis, Montpellier 2, 2011. http://www.theses.fr/2011MON20020.

Pełny tekst źródła

Streszczenie:

Le développement de la société de l'information et de la monnaie virtuelle, a soulevé de nouveaux problèmes aux communautés de la sécurité et du circuit intégré, faisant devenir la cryptologie un outil incontournable permettant de répondre aux exigences sécuritaires telles que l'identification, l'authentification ou la confidentialité. L'intégration des primitives cryptographiques dans différents dispositifs électroniques est largement répandue aujourd'hui dans le domaine des communications, des services financiers, des services gouvernementaux ou de la PayTV. Au premier rang de ces dispositifs, figure la carte à puce. D'après un rapport publié en août 2010, IMS Research prévoit que le marché de la carte à puce atteindra les 5.8 milliards d'unités vendues en fin d'année. La grande majorité est utilisée dans les télécommunications (carte SIM) et les services bancaires. La carte à puce incorpore un circuit intégré qui peut être, soit un processeur dédié aux calculs cryptographiques, soit seulement de la mémoire non-volatile ou les deux. Ces circuits intégrés manipulent et contiennent donc des secrets comme les clefs secrètes ou privées utilisées par les algorithmes de cryptographie symétriques ou asymétriques. Ces clefs doivent donc, rester absolument confidentielles et intègres afin de garantir la chaîne de sécurité. Par conséquent la robustesse des cartes à puces aux attaques cryptographiques est cruciale. En effet, les attaques sur les circuits intégrés sont aujourd'hui très performantes. Elles peuvent être classées selon trois grandes familles : invasives, semi-invasives et non-invasives. 1- Les attaques invasives sont des attaques menées en général par des experts et requièrent du matériel spécifique. 2- Les attaques semi-invasives, famille d'attaques récemment introduite par l'équipe de Ross Anderson, dont le principe est de décapsuler le package contenant le circuit, afin de se positionner le plus proche possible de la surface, sans pour autant en détériorer les fonctionnalités. 3- Les attaques non-invasives ne nécessitent aucune préparation préalable du dispositif soumis aux attaques. Elles consistent à espionner les phénomènes physiques engendrés par la manipulation des données et notamment les clefs secrètes. Les attaques non-invasives peuvent être considérées comme les plus dangereuses, dans la mesure où ce type d'attaque peut être réalisé sans contact avec le circuit. En effet, pendant l'utilisation d'appareils électroniques, les circuits qui les composent sont soumis à des variations de courant et de tension. Ces variations génèrent des ondes électromagnétiques qui se propagent dans le voisinage du circuit. Ces émanations présentent une corrélation avec des informations censées être stockées dans la puce de façon sécurisée (exemple: la clef secrète d'une carte bancaire utilisée pour l'authentification). Plusieurs attaques dites par canaux auxiliaires, et basées sur ces fuites électromagnétiques ont été publiées par la communauté scientifique ces dernières années. Cette thèse a pour objectifs: (a) comprendre les différentes sources des émanations électromagnétiques des circuits intégrés, et de proposer un flot d'attaque électromagnétique localisée et en champ proche afin de tester la robustesse d'un circuit cryptographique contre les attaques et analyses utilisant le canal électromagnétique, et (b) proposer des contre-mesures afin de contrecarrer ces attaques par analyse de champ électromagnétique. Afin d'atteindre ces objectifs, nous présentons, dans un premier temps, une technique efficace nommée WGMSI (Weighted Global Magnitude Squared Incoherence) pour localiser les positions, au-dessus du circuit cryptographique, qui génèrent les émanations électromagnétiques les plus dépendantes des données secrètes. Dans un deuxième temps la WGMSI est utilisée aussi pour améliorer la stabilité et la convergence des différentes attaques électromagnétiques proposées dans la littérature. La suite de la thèse décrit les différentes contre-mesures aux attaques par canaux auxiliaires. En effet, face à ces techniques d'attaques évoluées, il est primordial, de rendre les fonctions cryptographiques implantées dans les circuits intégrés pour la sécurité (confidentialité, authentification, intégrité ... ), inattaquables en un temps raisonnable et ceci même en manipulant des sous-clefs dans des chiffrements par blocs. Pour cela, on se focalisera principalement aux contre-mesures basées sur des logiques différentielles et dynamiques. Ces contre-mesures sont dites par conception, puisqu'elles se situent au niveau des portes logiques qui sont considérées comme les éléments de base pour la conception d'un circuit intégré. Ceci permet une certaine indépendance des algorithmes cryptographiques vis à vis de l'architecture ou de la technologie considérées. Parmi les différentes logiques différentielles et dynamiques, on s'intéressera plus spécifiquement à la logique STTL (Secure Triple Track logic) qui peut être considérée comme une amélioration de la logique double rail, dans la mesure où un troisième rail est ajouté afin de contrecarrer la faiblesse principale de la logique double rail, à savoir l'évaluation anticipée. Enfin, nous présenterons un flot d'implémentation sur FPGA de la logique STTL prouvée robuste aux attaques par analyse de courant, et nous implémenterons un prototype de DES STTL afin de tester sa robustesse aux attaques électromagnétiques localisées en champ proche
The integration of cryptographic primitives in different electronic devices is widely used today incommunications, financial services, government services or PayTV.Foremost among these devices include the smart card. According to a report published in August 2010, IMS Research forecasts that the smart card market will reach 5.8 billion units sold in this year. The vast majority is used in telecommunications (SIM) and banking.The smart card incorporates an integrated circuit which can be a dedicated processor for cryptographic calculations. Therefore, these integrated circuits contain secrets such as secret or private keys used by the symmetric or asymmetric cryptographic algorithms. These keys must remain absolutely confidential to ensure the safety chain.Therefore the robustness of smart cards against attacks is crucial. These attacks can be classifiedinto three main categories: invasive, semi-invasive and non-invasive.Non-invasive attacks can be considered the most dangerous, since this kind of attack can be achieved without any contact with the circuit.Indeed, while using electronic circuits that compose them are subjected to variations in current and voltage. These variations generate an electromagnetic radiation propagating in the vicinity of the circuit.These radiations are correlated with secret information (eg a secret key used for authentication). Several attacks based on these leakages were published by the scientific community.This thesis aims to: (a) understand the different sources of electromagnetic emanations of integrated circuits, and propose a localized near field attack to test the robustness of a cryptographic circuit and (b) propose counter-measures to these attacks

Style APA, Harvard, Vancouver, ISO itp.

Laurent, Jacques. "Projet ACIME analyse des circuits intégrés par microscopie électronique /". S.l. : Université Grenoble 1, 2008. http://tel.archives-ouvertes.fr/tel-00311762.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

KALFANE, ANISHA. "Analyse de la sensibilite technologique des circuits integres gaas". Université Louis Pasteur (Strasbourg) (1971-2008), 1993. http://www.theses.fr/1993STR13215.

Pełny tekst źródła

Streszczenie:

Le but de ce travail vise a mettre au point une methodologie d'analyse de la sensibilite d'une filiere de circuits integres en arseniure de gallium, aux differents materiaux et aux parametres technologiques en vue de determiner les choix propres a l'amelioration des rendements. L'analyse de sensibilite, souvent denommee analyse parametrique, permet de quantifier les effets des principaux parametres technologiques. La premiere partie decrit la technologie utilisee. Pour effectuer une analyse de sensibilite, il faut faire le choix des parametres. La seconde partie justifie nos differents choix. Les parametres technologiques (parametres entrants) sont selectionnes sur la base de l'experience des technologues, completes par les parametres proposes par le logiciel gates (gallium arsenide transistors engineering mode s). Le choix des parametres electriques (parametres sortants) est effectue a l'aide d'une analyse statistique en composantes principales. La troisieme partie decrit le logiciel de simulation gates. Dans la derniere partie, la sensibilite est determinee experimentalement a l'aide de trois plans d'experiences. Cette etude hierarchise les parametres technologiques qualitativement a l'aide d'un modele et de l'experimentation. L'analyse des resultats nous a permis de deceler les parametres critiques: le recess, l'epaisseur du nitrure d'encapsulation, la dose d'implantation de la couche active et la dose de beryllium

Style APA, Harvard, Vancouver, ISO itp.

Rebaï, Mohamed Mehdi. "Analyse des circuits intégrés par laser en mode sonde". Thesis, Bordeaux, 2014. http://www.theses.fr/2014BORD0362/document.

Pełny tekst źródła

Streszczenie:

Les travaux de recherche présentés dans ce manuscrit de thèse ont pour principal objectif d’aider à comprendre les différents mécanismes et phénomènes qui interviennent lors de l’interaction d’un laser avec un semiconducteur dans une analyse de circuits intégrés submicroniques. Le but étant de maitriser et améliorer les techniques d’analyse par laser en mode sonde. La miniaturisation et la densification des composants électroniques fait que les techniques d’analyse par laser atteignent leurs limites. Connaitre l’impact des différents paramètres physiques, optiques et électriques sur une analyse sonde est un facteur clé pour pouvoir améliorer la compréhension des signaux sonde mesuré. Ces travaux montrent également l’effet non négligeable de la température sur les techniques d’analyse par laser en mode sonde
The main objective of the presented research work in this PhD thesis is to help to understand the different mechanisms and phenomena involved in the interaction of a laser with a semiconductor in the analysis of a submicron integrated circuit. The aim is to master and improve the Electro Optical Probing techniques. Miniaturization and densification of electronic components lead the failure analysis techniques using Laser to their limits. Knowing the impact of different physical, optical and electrical parameters on a probing analysis is a key to improve the understanding the measured EOP signals. These studies also show the significant effect of temperature on the EOP techniques

Style APA, Harvard, Vancouver, ISO itp.

Yahya, Eslam. "Modélisation, analyse et optimisation des performances des circuits asynchrones multi-protocoles". Grenoble INPG, 2009. http://www.theses.fr/2009INPG0145.

Pełny tekst źródła

Streszczenie:

Les circuits asynchrones suscitent de nombreux intérêts à bien des égards. Cependant la modélisation, l'analyse et l'optimisation des circuits asynchrones constituent des pierres d'achoppement à la diffusion de cette technologie sur un plan commercial. Ce travail vise le développement de modèles de circuits asynchrones capables de retranscrire efficacement les protocoles « poignée de main ». Sur la base de ces modèles, une technique d'analyse rapide et précise des circuits a été développée. Cette technique offre un support complet pour l'analyse de délais statistiquement variables et pour différentes structures de circuit (linéaire / non linéaire, sans / avec condition). Elle permet de réaliser des analyses statiques de timing, de consommation électrique et des effets des variabilités sur les circuits asynchrones. En sus de ces méthodes de modélisation et d'analyse, une technique d'optimisation a été développée. Cette technique d'optimisation est basée sur une réduction du nombre de registres asynchrones à un nombre minimal capable de satisfaire les contraintes de performance. L'utilisation des méthodes proposées a permis l'étude de différents protocoles asynchrones et de leurs impacts sur la vitesse, la consommation et la variabilité des procédés de fabrication. Les méthodes proposées ont été validées grâce à un jeu d'outils logiciels écrits en C + +, Java et Matlab. Ces outils se sont avérés rapides, efficaces et dotés d'une très bonne précision de calcul
Asynchronous circuits show potential interest from many aspects. However modeling, analysis and optimization of asynchronous circuits are stumbling blocks to spread this technology on commercial level. This thesis concerns the development of asynchronous circuit modeling method which is based on analytical models for the underlying handshaking protocols. Based on this modeling method, a fast and accurate circuit analysis method is developed. This analysis provides a full support for statistically variable delays and is able to analyze different circuit structures (Linear/Nonlinear, Unconditional/Conditional). In addition, it enables the implementation of timing analysis, power analysis and process-effect analysis for asynchronous circuits. On top of these modeling and analysis methods, an optimization technique has been developed. This optimization technique is based on selecting the minimum number of asynchronous registers required for satisfying the performance constraints. By using the proposed methods, the asynchronous handshaking protocol effect on speed, power consumption distribution and effect of process variability is studied. For validating the proposed methods, a group of tools is implemented using C++, Java and Matlab. These tools show high efficiency, high accuracy and fast time response

Style APA, Harvard, Vancouver, ISO itp.

Więcej źródeł

Książki na temat "Analyse des circuits"

Analyse de circuits: Introduction. Wyd. 2. Montréal: Éditions du Renouveau pédagogique, 1985.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Mange, Daniel. Analyse et synthèse des systèmes logiques. Wyd. 4. Lausanne: Presses Polytechniques Romandes, 1987.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Boylestad's circuit analysis. Wyd. 3. Toronto: Pearson Prentice Hall, 2004.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Paranjothi, S. R. Electric Circuit Analysis. Wyd. 3. London: New Academic Science, 2010.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

A, Bell David. Fundamentals of electric circuits. Wyd. 7. Don Mills, Ont: Oxford University Press, 2009.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Irwin, J. David. Basic engineering circuit analysis. Wyd. 5. Upper Saddle River, N.J: Prentice Hall, 1996.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Irwin, J. David. Basic engineering circuit analysis. Wyd. 3. New York: Macmillan, 1989.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

M, Nelms R., red. Basic engineering circuit analysis. Wyd. 8. Hoboken, NJ: J. Wiley & Sons, 2005.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Basic engineering circuit analysis. Wyd. 2. New York: Macmillan Pub. Co., 1987.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Irwin, J. David. Basic engineering circuit analysis. Wyd. 4. New York: Macmillan, 1993.

Znajdź pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Więcej źródeł

Części książek na temat "Analyse des circuits"

Zheng, Yang, Wushuang Liu, Xuan Zhou, Wanying Liu i Qijuan Chen. "Complex Frequency-Domain Oscillation Analysis of the Pumped-Storage Systems". W Lecture Notes in Civil Engineering, 439–44. Singapore: Springer Nature Singapore, 2023. http://dx.doi.org/10.1007/978-981-99-2532-2_37.

Pełny tekst źródła

Streszczenie:

AbstractHydraulic impedance, as an efficient frequency-domain analysis alternative, has been widely utilized in hydraulic transient analysis for decades. Since the mathematical expressions of hydraulic systems with complicated pipe networks are usually rather complex, it is difficult for the traditional continuous impedance method to obtain the analytical solutions to the system’s frequency responses directly. Therefore, an equivalent circuit modeling-based discrete impedance method is proposed to mathematically express the hydraulic systems of a pumped storage plant system with complicated pipe networks. Through drawing an analogy between various hydraulic facilities and different types of electrical circuits, the equivalent circuit topology of any hydraulic system can be obtained according to the circuit theory in electrical engineering. The oscillation analysis of the pumped-storage power plant is conducted, and influences of the pump-turbine impedance on the system’s oscillation characteristics have been discussed.

Style APA, Harvard, Vancouver, ISO itp.

Lakin, Matthew R., Carlo Spaccasassi i Andrew Phillips. "Computational Design of Nucleic Acid Circuits: Past, Present, and Future". W Natural Computing Series, 311–46. Singapore: Springer Nature Singapore, 2023. http://dx.doi.org/10.1007/978-981-19-9891-1_18.

Pełny tekst źródła

Streszczenie:

AbstractOver the past 40 years, significant progress has been made on the design and implementation of nucleic acid circuits, which represent the computational core of dynamic DNA nanotechnology. This progress has been enabled primarily by substantial advances in experimental techniques, but also by parallel advances in computational methods for nucleic acid circuit design. In this perspective, we look back at the evolution of these computational design methods through the lens of the Visual DSD system, which has been developed over the past decade for the design and analysis of nucleic acid circuits. We trace the evolution of Visual DSD over time in relation to computational design methods more broadly, and outline how these computational design methods have tried to keep pace with rapid progress in experimental techniques. Along the way, we summarize the key theoretical concepts from computer science and mathematics that underpin these design methods, weaving them together using a common running example of a simple Join circuit. On the occasion of the 40th anniversary of DNA nanotechnology, we also offer some thoughts on possible future directions for the computational design of nucleic acid circuits and how this may influence, and be influenced by, experimental developments.

Style APA, Harvard, Vancouver, ISO itp.

Kaufmann, Daniela, i Armin Biere. "AMulet 2.0 for Verifying Multiplier Circuits". W Tools and Algorithms for the Construction and Analysis of Systems, 357–64. Cham: Springer International Publishing, 2021. http://dx.doi.org/10.1007/978-3-030-72013-1_19.

Pełny tekst źródła

Streszczenie:

AbstractAMulet 2.0 is a fully automatic tool for the verification of integer multipliers using computer algebra. Our tool models multiplier circuits given as and-inverter graphs as a set of polynomials and applies preprocessing techniques based on elimination theory of Gröbner bases. Finally it uses a polynomial reduction algorithm to verify the correctness of the given circuit. AMulet 2.0 is a re-factorization and improved re-implementation of our previous multiplier verification tool AMulet 1.0.

Style APA, Harvard, Vancouver, ISO itp.

Takhar, Gourav, Ramesh Karri, Christian Pilato i Subhajit Roy. "HOLL: Program Synthesis for Higher Order Logic Locking". W Tools and Algorithms for the Construction and Analysis of Systems, 3–24. Cham: Springer International Publishing, 2022. http://dx.doi.org/10.1007/978-3-030-99524-9_1.

Pełny tekst źródła

Streszczenie:

AbstractLogic locking “hides” the functionality of a digital circuit to protect it from counterfeiting, piracy, and malicious design modifications. The original design is transformed into a “locked” design such that the circuit reveals its correct functionality only when it is “unlocked” with a secret sequence of bits—the key bit-string. However, strong attacks, especially the SAT attack that uses a SAT solver to recover the key bit-string, have been profoundly effective at breaking the locked circuit and recovering the circuit functionality.We lift logic locking to Higher Order Logic Locking (HOLL) by hiding a higher-order relation, instead of a key of independent values, challenging the attacker to discover this key relation to recreate the circuit functionality. Our technique uses program synthesis to construct the locked design and synthesize a corresponding key relation. HOLL has low overhead and existing attacks for logic locking do not apply as the entity to be recovered is no more a value. To evaluate our proposal, we propose a new attack (SynthAttack) that uses an inductive synthesis algorithm guided by an operational circuit as an input-output oracle to recover the hidden functionality. SynthAttack is inspired by the SAT attack, and similar to the SAT attack, it is verifiably correct, i.e., if the correct functionality is revealed, a verification check guarantees the same. Our empirical analysis shows that SynthAttack can break HOLL for small circuits and small key relations, but it is ineffective for real-life designs.

Style APA, Harvard, Vancouver, ISO itp.

Craig, Edwin C. "Integrated Circuits". W Electronics via Waveform Analysis, 237–78. New York, NY: Springer New York, 1993. http://dx.doi.org/10.1007/978-1-4612-4338-0_12.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Báez-Lópe, David, i Félix E. Guerrero-Castro. "Digital Circuits". W Circuit Analysis with Multisim, 159–80. Cham: Springer International Publishing, 2011. http://dx.doi.org/10.1007/978-3-031-79840-5_6.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Brzozowski, Janusz A., i Carl-Johan H. Seger. "Symbolic Analysis". W Asynchronous Circuits, 275–311. New York, NY: Springer New York, 1995. http://dx.doi.org/10.1007/978-1-4612-4210-9_14.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Morris, Noel M. "Polyphase Circuits". W Electrical Circuit Analysis and Design, 144–70. London: Macmillan Education UK, 1993. http://dx.doi.org/10.1007/978-1-349-22560-6_7.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Glisson, Tildon H. "Equivalent Circuits". W Introduction to Circuit Analysis and Design, 83–112. Dordrecht: Springer Netherlands, 2010. http://dx.doi.org/10.1007/978-90-481-9443-8_4.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

May, Colin. "DC Circuits". W Passive Circuit Analysis with LTspice®, 41–100. Cham: Springer International Publishing, 2020. http://dx.doi.org/10.1007/978-3-030-38304-6_2.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Streszczenia konferencji na temat "Analyse des circuits"

Sharma, Vijender Kumar, Jai Narayan Tripathi i Hitesh Shrimali. "An Inspection Based Method to Analyse Deterministic Noise in N-port Circuits". W 2020 IEEE 29th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS). IEEE, 2020. http://dx.doi.org/10.1109/epeps48591.2020.9231394.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Korotyeyev, Igor, i Marius Klytta. "Analyse of steady-state process in circuits with incommensurable frequencies of voltage sources". W 2016 2nd International Conference on Intelligent Energy and Power Systems (IEPS). IEEE, 2016. http://dx.doi.org/10.1109/ieps.2016.7521846.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Reig, Càndid, i María-Dolores Cubells-Beltrán. "Circuit simulators for circuit analysis in graduate engineering courses". W Fourth International Conference on Higher Education Advances. Valencia: Universitat Politècnica València, 2018. http://dx.doi.org/10.4995/head18.2018.8030.

Pełny tekst źródła

Streszczenie:

Circuit simulators are extensively used as an aid in many courses at the graduate level in many different engineering and applied sciences programs. SPICE (Simulation Program with Integrated Circuits Emphasis) based software programs have been used for long due to their traditional market position. If we focus on circuits analysis and linear systems subjects, the features that are required from a given simulator can be found in student/limited versions of commercial EDA (Electronic Design Automation) suites or in freeware/open source codes. In this contribution, we analyse and compare the most revelant characteristics of a representative set of the software packages that are commonly adopted in these courses, focusing on the Spanish University system. For this purpose, the analysis (transient, DC and AC) of a typical second order passive low-pass filter is approached making use of each one. Then, we give some comments and recommendations, based on our own expertise, always taking into account the particular circumstances within a given academic scenario.

Style APA, Harvard, Vancouver, ISO itp.

Cui, Qiang, Yan Han, Juin J. Liou i Shurong Dong. "Analyse of Protection Devices' Speed Performance against ESD under CDM Using TCAD". W 2007 IEEE Conference on Electron Devices and Solid-State Circuits. IEEE, 2007. http://dx.doi.org/10.1109/edssc.2007.4450166.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Rammohan, Rathi Adarshi, Jeevan Medikonda i Dan Issac Pothiyil. "Speech Signal-Based Modelling of Basic Emotions to Analyse Compound Emotion: Anxiety". W 2020 IEEE International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER). IEEE, 2020. http://dx.doi.org/10.1109/discover50404.2020.9278094.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Keyes, Edward, i Jason Abt. "An Advanced Integrated Circuit Analysis System". W ISTFA 2006. ASM International, 2006. http://dx.doi.org/10.31399/asm.cp.istfa2006p0398.

Pełny tekst źródła

Streszczenie:

Abstract Historically, the extraction of circuitry from an integrated circuit was normally within the abilities of the average FA laboratory and could be accomplished with little more than an optical microscope and film camera. Dramatic increases in the level of integration and number of metal interconnect levels coupled with shrinking feature sizes have rendered these techniques obsolete. This paper describes techniques and methods for the fast, semi-automated extraction of detailed circuit schematics from modern, nanometer scale integrated circuits.

Style APA, Harvard, Vancouver, ISO itp.

Huang, Jiang, Junsheng Yu, Nana Wang i Yadong Jiang. "Energy losing analyse of organic solar cells based on pentacene and C60". W 2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA). IEEE, 2009. http://dx.doi.org/10.1109/ipfa.2009.5232573.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Wen, Gaojie, Xiaocui Li, Li Tian i Jun Ren. "Dynamic current monitoring and probe laser simulation strategy to analyse complicated functional failure on mixed signal integrated circuit". W 2017 IEEE 24th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA). IEEE, 2017. http://dx.doi.org/10.1109/ipfa.2017.8060073.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Nguyen, Dat, Bob Davis i Corey Lewis. "Copper Bond Over Active Circuit (BOAC) and Copper Over Anything (COA) Failure Analysis". W ISTFA 2003. ASM International, 2003. http://dx.doi.org/10.31399/asm.cp.istfa2003p0076.

Pełny tekst źródła

Streszczenie:

Abstract In today's electronic industry of shrinking circuit boards and shrinking semiconductor integrated circuits (IC), semiconductor companies have to be creative in providing devices with more circuitry on less silicon. Copper Bond over Active Circuit (BOAC)/Copper over Anything (COA) processes allow routing and bonding to thick top level metallization on the LinBiCMOS technology node. This paper discusses failure analysis (FA) techniques and approaches on un-passivated BOAC, and explains a generic BOAC/COA process. The approach to FA of BOAC involves package inspection-non intrusive analysis, decapsulation, die inspection, and defect identification/root cause analysis. Case studies are presented to explain the specific FA steps. Fault isolation involving BOAC requires the strategic removal of copper traces and selective analysis of the failed circuitry. Liquid crystal and micro-probing have been used effectively in failure isolation.

Style APA, Harvard, Vancouver, ISO itp.

Sedykh, Sergey, Dmitriy Gadashev i Alexandr Drakin. "METHODS OF REDUCING PULSATIONS OF LIGHT FLOW IN LED LIGHT SOURCES". W CAD/EDA/SIMULATION IN MODERN ELECTRONICS 2019. Bryansk State Technical University, 2019. http://dx.doi.org/10.30987/conferencearticle_5e028213f33ad1.39341792.

Pełny tekst źródła

Streszczenie:

The analysis of some circuitry options that contribute to reducing the ripple of the light flux is carried out, as well as the modeling of the simplest and most intuitive LED lamp circuits for a more qualitative assessment of the result in the form of the given dependence of the ripple coefficient on the total capacitance of the capacitors included in the filter circuit.

Style APA, Harvard, Vancouver, ISO itp.

Raporty organizacyjne na temat "Analyse des circuits"

Shonhe, Toendepi. Covid-19 and the Political Economy of Tobacco and Maize Commodity Circuits: Makoronyera, the ‘Connected’ and Agrarian Accumulation in Zimbabwe. Institute of Development Studies (IDS), marzec 2021. http://dx.doi.org/10.19088/apra.2021.009.

Pełny tekst źródła

Streszczenie:

This paper analyses the global commodity circuits – value chains – for maize and tobacco in Zimbabwe, in the context of a reconfigured agrarian economy and COVID-19 induced shocks. The study focuses on the political economy dynamics of agricultural commodity circuits to reveal how they can contribute to understanding the drivers and constraints of agricultural commercialisation in Zimbabwe. This paper traces the circuits of maize and tobacco, the two major crops for food security and foreign currency earnings in Zimbabwe.

Style APA, Harvard, Vancouver, ISO itp.

Blakely, Scott. Probabilistic Analysis for Reliable Logic Circuits. Portland State University Library, styczeń 2000. http://dx.doi.org/10.15760/etd.1859.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Burns, Steven M., i Alain J. Martin. Performance Analysis and Optimization of Asynchronous Circuits. Fort Belvoir, VA: Defense Technical Information Center, styczeń 1990. http://dx.doi.org/10.21236/ada447734.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

ROME AIR DEVELOPMENT CENTER GRIFFISS AFB NY. Automated Sneak Circuit Analysis Technique. Fort Belvoir, VA: Defense Technical Information Center, czerwiec 1990. http://dx.doi.org/10.21236/ada279354.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Lippmann, B. A. Equivalent circuit analysis of sled. Office of Scientific and Technical Information (OSTI), maj 1986. http://dx.doi.org/10.2172/5596307.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Wheat, Jr., Robert M. Chaos in Electronic Circuits: Nonlinear Time Series Analysis. Office of Scientific and Technical Information (OSTI), lipiec 2003. http://dx.doi.org/10.2172/821547.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Bacon, L. D., i R. P. Toth. LineCAP (Line/Circuit Analysis Program): Cross-coupling on PC (printed circuit) board traces including discontinuities and circuit elements. Office of Scientific and Technical Information (OSTI), czerwiec 1989. http://dx.doi.org/10.2172/6038898.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Brandt, Howard E. Quantum Computer Circuit Analysis and Design. Fort Belvoir, VA: Defense Technical Information Center, luty 2009. http://dx.doi.org/10.21236/ada494934.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

RELIABILITY ANALYSIS CENTER GRIFFISS AFB NY. Worst Case Circuit Analysis Application Guidelines. Fort Belvoir, VA: Defense Technical Information Center, styczeń 1993. http://dx.doi.org/10.21236/ada278216.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Oler, Kiri J., i Carl H. Miller. Reverse Engineering Integrated Circuits Using Finite State Machine Analysis. Office of Scientific and Technical Information (OSTI), kwiecień 2016. http://dx.doi.org/10.2172/1417449.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Oferujemy zniżki na wszystkie plany premium dla autorów, których prace zostały uwzględnione w tematycznych zestawieniach literatury. Skontaktuj się z nami, aby uzyskać unikalny kod promocyjny!