Articoli di riviste sul tema "Application specific instruction-set processor (ASIP)"
Cita una fonte nei formati APA, MLA, Chicago, Harvard e in molti altri stili
Vedi i top-50 articoli di riviste per l'attività di ricerca sul tema "Application specific instruction-set processor (ASIP)".
Accanto a ogni fonte nell'elenco di riferimenti c'è un pulsante "Aggiungi alla bibliografia". Premilo e genereremo automaticamente la citazione bibliografica dell'opera scelta nello stile citazionale di cui hai bisogno: APA, MLA, Harvard, Chicago, Vancouver ecc.
Puoi anche scaricare il testo completo della pubblicazione scientifica nel formato .pdf e leggere online l'abstract (il sommario) dell'opera se è presente nei metadati.
Vedi gli articoli di riviste di molte aree scientifiche e compila una bibliografia corretta.
Imai, Masaharu, Yoshinori Takeuchi, Keishi Sakanushi e Nagisa Ishiura. "Advantage and Possibility of Application-domain Specific Instruction-set Processor (ASIP)". IPSJ Transactions on System LSI Design Methodology 3 (2010): 161–78. http://dx.doi.org/10.2197/ipsjtsldm.3.161.
Testo completoSharma, Poonam, Ashwani Kumar Dubey e Ayush Goyal. "Efficient Computing in Image Processing and DSPs with ASIP Based Multiplier". Recent Patents on Engineering 13, n. 2 (27 maggio 2019): 174–80. http://dx.doi.org/10.2174/1872212112666180810150357.
Testo completoXin, Yao, Will X. Y. Li, Zhaorui Zhang, Ray C. C. Cheung, Dong Song e Theodore W. Berger. "An Application Specific Instruction Set Processor (ASIP) for Adaptive Filters in Neural Prosthetics". IEEE/ACM Transactions on Computational Biology and Bioinformatics 12, n. 5 (1 settembre 2015): 1034–47. http://dx.doi.org/10.1109/tcbb.2015.2440248.
Testo completoSafaei Mehrabani, Yavar. "Synthesis of an Application Specific Instruction Set Processor (ASIP) for RIPEMD-160 Hash Algorithm". International Journal of Electronics Letters 7, n. 2 (25 maggio 2018): 154–65. http://dx.doi.org/10.1080/21681724.2018.1477182.
Testo completoZhang, Diandian, Li Lu, Jeronimo Castrillon, Torsten Kempf, Gerd Ascheid, Rainer Leupers e Bart Vanthournout. "Efficient Implementation of Application-Aware Spinlock Control in MPSoCs". International Journal of Embedded and Real-Time Communication Systems 4, n. 1 (gennaio 2013): 64–84. http://dx.doi.org/10.4018/jertcs.2013010104.
Testo completoIwaizumi, Hiroki, Shingo Yoshizawa e Yoshikazu Miyanaga. "A High-Speed and Low-Energy-Consumption Processor for SVD-MIMO-OFDM Systems". VLSI Design 2013 (18 marzo 2013): 1–10. http://dx.doi.org/10.1155/2013/625019.
Testo completoQiao, Wan, e Dake Liu. "A scalable ASIP for BP Polar decoding with multiple code lengths". MATEC Web of Conferences 232 (2018): 01046. http://dx.doi.org/10.1051/matecconf/201823201046.
Testo completoWong, Tingh Wee, Bryan Ng e Chee Onn Wong. "Encoding Custom Instruction Generation as Satisfiability Problem". Advanced Materials Research 403-408 (novembre 2011): 502–10. http://dx.doi.org/10.4028/www.scientific.net/amr.403-408.502.
Testo completoFischer, Dirk, Jürgen Teich, Ralph Weper e Michael Thies. "BUILDABONG: A Framework for Architecture/Compiler Co-Exploration for ASIPs". Journal of Circuits, Systems and Computers 12, n. 03 (giugno 2003): 353–75. http://dx.doi.org/10.1142/s0218126603000799.
Testo completoAhmed, O., S. Areibi e G. Grewal. "Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm". International Journal of Reconfigurable Computing 2013 (2013): 1–33. http://dx.doi.org/10.1155/2013/681894.
Testo completoSalmela, Perttu, Adrian Burian, Tuomas Järvinen, Aki Happonen e Jarmo Henrik Takala. "Low-Complexity Inverse Square Root Approximation for Baseband Matrix Operations". ISRN Signal Processing 2011 (16 febbraio 2011): 1–8. http://dx.doi.org/10.5402/2011/615934.
Testo completoCATANIA, VINCENZO, MAURIZIO PALESI e DAVIDE PATTI. "ANALYSIS AND TOOLS FOR THE DESIGN OF VLIW EMBEDDED SYSTEMS IN A MULTI-OBJECTIVE SCENARIO". Journal of Circuits, Systems and Computers 16, n. 05 (ottobre 2007): 819–46. http://dx.doi.org/10.1142/s0218126607003915.
Testo completoUrban, Roberto, Heinrich T. Vierhaus, Mario Schölzel, Enrico Altmann e Horst Seelig. "Non-Cyclic Design Space Exploration for ASIPs — Compiler-Centered Microprocessor Design (CoMet)". Journal of Circuits, Systems and Computers 25, n. 03 (28 dicembre 2015): 1640012. http://dx.doi.org/10.1142/s0218126616400120.
Testo completoMeloni, Paolo, Sebastiano Pomata, Giuseppe Tuveri, Simone Secchi, Luigi Raffo e Menno Lindwer. "Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper". VLSI Design 2012 (29 marzo 2012): 1–16. http://dx.doi.org/10.1155/2012/580584.
Testo completoKammler, David, Ernst Martin Witte, Anupam Chattopadhyay, Bastian Bauwens, Gerd Ascheid, Rainer Leupers e Heinrich Meyr. "Automatic Generation of Memory Interfaces for ASIPs". International Journal of Embedded and Real-Time Communication Systems 1, n. 3 (luglio 2010): 1–23. http://dx.doi.org/10.4018/jertcs.2010070101.
Testo completoYoshitomi, Hiroyuki. "OrientalHydrocyphon(Coleoptera: Scirtidae: Scirtinae): Seven New Species from Indonesia, Thailand, Malaysia, and India". Psyche: A Journal of Entomology 2012 (2012): 1–16. http://dx.doi.org/10.1155/2012/603875.
Testo completoRadhakrishnan, S., H. Guo, S. Parameswaran e A. Ignjatovic. "HMP-ASIPs: heterogeneous multi-pipeline application-specific instruction-set processors". IET Computers & Digital Techniques 3, n. 1 (2009): 94. http://dx.doi.org/10.1049/iet-cdt:20080005.
Testo completoShen, Zheng, Hu He, Yanjun Zhang e Yihe Sun. "A Video Specific Instruction Set Architecture for ASIP design". VLSI Design 2007 (15 novembre 2007): 1–7. http://dx.doi.org/10.1155/2007/58431.
Testo completoAntikainen, Juho, Perttu Salmela, Olli Silvén, Markku Juntti, Jarmo Takala e Markus Myllylä. "Application-Specific Instruction Set Processor Implementation of List Sphere Detector". EURASIP Journal on Embedded Systems 2007 (2007): 1–14. http://dx.doi.org/10.1155/2007/54173.
Testo completoAntikainen, Juho, Perttu Salmela, Olli Silvén, Markku Juntti, Jarmo Takala e Markus Myllylä. "Application-Specific Instruction Set Processor Implementation of List Sphere Detector". EURASIP Journal on Embedded Systems 2007, n. 1 (2007): 054173. http://dx.doi.org/10.1186/1687-3963-2007-054173.
Testo completoSisto, A., L. Pilato, R. Serventi, S. Saponara e L. Fanucci. "Application specific instruction set processor for sensor conditioning in automotive applications". Microprocessors and Microsystems 47 (novembre 2016): 375–84. http://dx.doi.org/10.1016/j.micpro.2016.10.001.
Testo completoSaponara, Sergio, Luca Fanucci, Stefano Marsi, Giovanni Ramponi, David Kammler e Ernst Martin Witte. "Application-Specific Instruction-Set Processor for Retinex-Like Image and Video Processing". IEEE Transactions on Circuits and Systems II: Express Briefs 54, n. 7 (luglio 2007): 596–600. http://dx.doi.org/10.1109/tcsii.2007.896778.
Testo completoPeters, H., R. Sethuraman, A. Beric, P. Meuwissen, S. Balakrishnan, C. A. A. Pinto, W. Kruijtzer et al. "Application specific instruction-set processor template for motion estimation in video applications". IEEE Transactions on Circuits and Systems for Video Technology 15, n. 4 (aprile 2005): 508–27. http://dx.doi.org/10.1109/tcsvt.2005.844462.
Testo completoHoffmann, A., T. Kogel, A. Nohl, G. Braun, O. Schliebusch, O. Wahlen, A. Wieferink e H. Meyr. "A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language". IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20, n. 11 (2001): 1338–54. http://dx.doi.org/10.1109/43.959863.
Testo completoChoi, Seung-Hyun, Tae-Moon Roh, Yong Ho Song e Seong-Won Lee. "Design of an application specific instruction set processor for a universal bitstream codec". IEICE Electronics Express 11, n. 24 (2014): 20141047. http://dx.doi.org/10.1587/elex.11.20141047.
Testo completoZhaohui Liu, K. Dickson e J. V. McCanny. "Application-specific instruction set processor for SoC implementation of modern signal processing algorithms". IEEE Transactions on Circuits and Systems I: Regular Papers 52, n. 4 (aprile 2005): 755–65. http://dx.doi.org/10.1109/tcsi.2005.844109.
Testo completoMbaye, Mame Maria, Normand Bélanger, Yvon Savaria e Samuel Pierre. "A Novel Application-specific Instruction-set Processor Design Approach for Video Processing Acceleration". Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 47, n. 3 (27 marzo 2007): 297–315. http://dx.doi.org/10.1007/s11265-007-0050-0.
Testo completoBytyn, Andreas, Rainer Leupers e Gerd Ascheid. "ConvAix: An Application-Specific Instruction-Set Processor for the Efficient Acceleration of CNNs". IEEE Open Journal of Circuits and Systems 2 (2021): 3–15. http://dx.doi.org/10.1109/ojcas.2020.3037758.
Testo completoMooney, James, Abdulhussain E. Mahdi e Mark Halton. "Application-Specific Instruction-Set Processor for Control of Multi-Rail DC-DC Converter Systems". IEEE Transactions on Circuits and Systems I: Regular Papers 60, n. 1 (gennaio 2013): 243–54. http://dx.doi.org/10.1109/tcsi.2012.2215783.
Testo completoHeo, Ingoo, Minsu Kim, Yongje Lee, Changho Choi, Jinyong Lee, Brent Byunghoon Kang e Yunheung Paek. "Implementing an Application-Specific Instruction-Set Processor for System-Level Dynamic Program Analysis Engines". ACM Transactions on Design Automation of Electronic Systems 20, n. 4 (28 settembre 2015): 1–32. http://dx.doi.org/10.1145/2746238.
Testo completoZHANG, Yuli, Jun HAN, Xinqian WENG, Zhongzhu HE e Xiaoyang ZENG. "Design Approach and Implementation of Application Specific Instruction Set Processor for SHA-3 BLAKE Algorithm". IEICE Transactions on Electronics E95.C, n. 8 (2012): 1415–26. http://dx.doi.org/10.1587/transele.e95.c.1415.
Testo completoTamagnone, M., M. Martina e G. Masera. "An application specific instruction set processor based implementation for signal detection in multiple antenna systems". Microprocessors and Microsystems 36, n. 3 (maggio 2012): 245–56. http://dx.doi.org/10.1016/j.micpro.2011.11.003.
Testo completoXIAO, Shanlin, Tsuyoshi ISSHIKI, Dongju LI e Hiroaki KUNIEDA. "Design of an Application Specific Instruction Set Processor for Real-Time Object Detection Using AdaBoost Algorithm". IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E100.A, n. 7 (2017): 1384–95. http://dx.doi.org/10.1587/transfun.e100.a.1384.
Testo completoGuan, Xuan, Yunsi Fei e Hai Lin. "Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing". IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20, n. 3 (marzo 2012): 551–63. http://dx.doi.org/10.1109/tvlsi.2011.2105512.
Testo completoLin, Hai, e Yunsi Fei. "Resource Sharing of Pipelined Custom Hardware Extension for Energy-Efficient Application-Specific Instruction Set Processor Design". ACM Transactions on Design Automation of Electronic Systems 17, n. 4 (ottobre 2012): 1–20. http://dx.doi.org/10.1145/2348839.2348843.
Testo completoAbdel All, Mahmoud, Hanan M. Hassan, Medhat Hamdy, Omar A. Nasr, Karim Mohamed e Ahmed F. Shalash. "Design and implementation of application‐specific instruction‐set processor design for high‐throughput multi‐standard wireless orthogonal frequency division multiplexing baseband processor". IET Circuits, Devices & Systems 9, n. 3 (maggio 2015): 191–203. http://dx.doi.org/10.1049/iet-cds.2014.0046.
Testo completoK.Jain, M., e Deepak Gour. "Comparison between the Simulator and Scheduler based approach of Design Space Exploration for Application Specific Instruction set Processor". International Journal of Computer Applications 43, n. 5 (30 aprile 2012): 14–19. http://dx.doi.org/10.5120/6098-8290.
Testo completoZiebinski, Adam, e Stanwlaw Swierc. "Soft Core Processor Generated Based on the Machine Code of the Application". Journal of Circuits, Systems and Computers 25, n. 04 (2 febbraio 2016): 1650029. http://dx.doi.org/10.1142/s0218126616500298.
Testo completoSalmela, Perttu, Harri Sorokin e Jarmo Takala. "A Programmable Max-Log-MAP Turbo Decoder Implementation". VLSI Design 2008 (22 dicembre 2008): 1–17. http://dx.doi.org/10.1155/2008/319095.
Testo completoZhang, Diandian, Han Zhang, Jeronimo Castrillon, Torsten Kempf, Bart Vanthournout, Gerd Ascheid e Rainer Leupers. "Optimized Communication Architecture of MPSoCs with a Hardware Scheduler". International Journal of Embedded and Real-Time Communication Systems 2, n. 3 (luglio 2011): 1–20. http://dx.doi.org/10.4018/jertcs.2011070101.
Testo completoVenkanna, Mood, e Rameshwar Rao. "Static Worst-Case Execution Time Optimization using DPSO for ASIP Architecture". Ingeniería Solidaria 14, n. 25 (1 maggio 2018): 1–11. http://dx.doi.org/10.16925/.v14i0.2230.
Testo completoBispo, João, Nuno Paulino, João M. P. Cardoso e João Canas Ferreira. "Transparent Runtime Migration of Loop-Based Traces of Processor Instructions to Reconfigurable Processing Units". International Journal of Reconfigurable Computing 2013 (2013): 1–20. http://dx.doi.org/10.1155/2013/340316.
Testo completoSugiura, Tomoki, Masaharu Imai, Jaehoon Yu e Yoshinori Takeuchi. "A Low-Energy Application Specific Instruction-Set Processor towards a Low-Computational Lossless Compression Method for Stimuli Position Data of Artificial Vision Systems". Journal of Information Processing 25 (2017): 210–19. http://dx.doi.org/10.2197/ipsjjip.25.210.
Testo completoVishnoi, U., e T. G. Noll. "Area- and energy-efficient CORDIC accelerators in deep sub-micron CMOS technologies". Advances in Radio Science 10 (18 settembre 2012): 207–13. http://dx.doi.org/10.5194/ars-10-207-2012.
Testo completoVassiliadis, N., A. Chormoviti, N. Kavvadias e S. Nikolaidis. "THE EFFECT OF DATA-REUSE TRANSFORMATIONS ON MULTIMEDIA APPLICATIONS FOR APPLICATION SPECIFIC PROCESSORS". International Journal of Computing, 1 agosto 2014, 102–9. http://dx.doi.org/10.47839/ijc.4.3.369.
Testo completoJanwa, Naresh Kumar, e Dr Manoj Kumar Jain. "Identification of Research Gaps in an Efficient Designing of Application Specific Instruction Set Processor (ASIP) for Neural Prosthetics". SSRN Electronic Journal, 2019. http://dx.doi.org/10.2139/ssrn.3349573.
Testo completoGerlach, Lukas, Guillermo Payá-Vayá e Holger Blume. "A Survey on Application Specific Processor Architectures for Digital Hearing Aids". Journal of Signal Processing Systems, 20 marzo 2021. http://dx.doi.org/10.1007/s11265-021-01648-0.
Testo completo"Design of Energy-Efficient Application-Specific Instruction Set Processors (ASIPS) [Book Review]". IEEE Circuits and Devices Magazine 22, n. 2 (marzo 2006): 31. http://dx.doi.org/10.1109/mcd.2006.1615247.
Testo completoRizk, Mostafa, Amer Baghdadi, Michel Jézéquel, Youssef Atat e Yasser Mohanna. "NISC-based MIMO MMSE Detector". Journal of Circuits, Systems and Computers, 2 settembre 2020, 2150069. http://dx.doi.org/10.1142/s0218126621500699.
Testo completo"Implementation of 5-Stage 32-Bit Microprocessor Based Without Interlocked Pipelining Stages". International Journal of Innovative Technology and Exploring Engineering 9, n. 1 (10 novembre 2019): 4557–61. http://dx.doi.org/10.35940/ijitee.a4899.119119.
Testo completo