Bibliographies thématiques / SRF-PLL

Littérature scientifique sur le sujet « SRF-PLL »

Auteur : Grafiati
Publié le 11 septembre 2023

Créez une référence correcte selon les styles APA, MLA, Chicago, Harvard et plusieurs autres

Choisissez une source :

Sommaire

Consultez les listes thématiques d’articles de revues, de livres, de thèses, de rapports de conférences et d’autres sources académiques sur le sujet « SRF-PLL ».

À côté de chaque source dans la liste de références il y a un bouton « Ajouter à la bibliographie ». Cliquez sur ce bouton, et nous générerons automatiquement la référence bibliographique pour la source choisie selon votre style de citation préféré : APA, MLA, Harvard, Vancouver, Chicago, etc.

Vous pouvez aussi télécharger le texte intégral de la publication scolaire au format pdf et consulter son résumé en ligne lorsque ces informations sont inclues dans les métadonnées.

Articles de revues sur le sujet "SRF-PLL"

1

Izah, Rofiatul, Subiyanto Subiyanto et Dhidik Prastiyanto. « Improvement of DSOGI PLL Synchronization Algorithm with Filter on Three-Phase Grid-connected Photovoltaic System ». Jurnal Elektronika dan Telekomunikasi 18, no 1 (31 août 2018) : 35. http://dx.doi.org/10.14203/jet.v18.35-45.

Texte intégral
Résumé :
Synchronous Reference Frame Phase Locked Loop (SRF PLL) has been widely used for synchronization three-phase grid-connected photovoltaic (PV) system. On the grid fault, SRF PLL distorted by negative sequence component and grid harmonic that caused an error in estimating parameter because of ripple and oscillation. This work combined SRF PLL with Dual Second Order Generalized Integrator (DSOGI) and filter to minimize ripple and minimize oscillation in the phase estimation and frequency estimation. DSOGI was used for filtering and obtaining the 90o shifted versions from the vαβ signals. These signals (vαβ) were generated from three phase grid voltage signal using Clarke transform. The vαβ signal was the inputs to the positive-sequence calculator (PSC). The positive-sequence vαβ was transformed to the dq synchronous reference frame and became an input to SRF-PLL to create the estimation frequency. This estimation frequency from SRF PLL was filtered by the low-pass filter to decrease grid harmonic. Moreover, the output of low-pass filter was a frequency adaptive. The performance of DSOGI PLL with filter is compared with DSOGI PLL, SRF PLL, and IEEE standard 1547(TM)-2003. The improvement of DSOGI PLL with filter gave better performances than DSOGI PLL and SRF PLLbecause it minimized ripples and oscillations in the phase and frequency estimations.
Styles APA, Harvard, Vancouver, ISO, etc.
2

GHOSHAL, Anirban, et Vinod JOHN. « Performance evaluation of three phase SRF-PLL and MAF-SRF-PLL ». TURKISH JOURNAL OF ELECTRICAL ENGINEERING & ; COMPUTER SCIENCES 23 (2015) : 1781–804. http://dx.doi.org/10.3906/elk-1404-488.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
3

Setiawan, Iwan, Mochammad Facta, Ardyono Priyadi et Mauridhi Hery Purnomo. « Estimator Parameter Tegangan Jaringan Tiga Fasa Berbasis D-SOGI PLL ». Majalah Ilmiah Teknologi Elektro 16, no 2 (31 août 2017) : 84. http://dx.doi.org/10.24843/mite.2017.v16i02p15.

Texte intégral
Résumé :
Phase locked loop (PLL) adalah sebuah sistem umpan balik yang memegang peran penting dalam sistem-sistem konverter terkoneksi jaringan listrik. Fungsi utama PLL adalah mendapatkan beragam informasi parameter jaringan yaitu seperti phase dan magnitude tegangan. Informasi-informasi tersebut selanjutnya digunakan sebagai dasar proses sinkronisasi peralatan dengan jaringan listrik. Tujuan utama paper ini adalah memodelkan sekaligus membandingkan unjuk kerja salah satu jenis PLL yang dikenal dengan nama Dual Second Order Generalized Integrator Phase-Locked Loop dengan SRF-PLL yaitu sebuah PLL yang relatif standar. Berdasarkan hasil simulasi, unjuk kerja D-SOGI PLL dalam keadaan tunaknya lebih unggul dibandingkan SRF-PLL terutama untuk kondisi jaringan listrik tiga phase tidak seimbang.
Styles APA, Harvard, Vancouver, ISO, etc.
4

Abdurrahman, Muhammad Hanif, Iwan Setiawan et Susatyo Handoko. « DESAIN DAN IMPLEMENTASI SYNCHRONOUS REFERENCE FRAME-PHASE LOCKED LOOP (SRF-PLL) UNTUK TEGANGAN SATU FASE MENGGUNAKAN DSPIC30F4011 ». TRANSIENT 7, no 1 (9 mars 2018) : 145. http://dx.doi.org/10.14710/transient.7.1.145-151.

Texte intégral
Résumé :
Fase, magnitude, dan frekuensi dari tegangan listrik merupakan informasi penting dalam pengoprasian sistem jaringan. Berdasarkan kebutuhan penerapan koneksi pembangkit dengan grid side converter (GSC), GSC harus dapat dioperasikan meski pun jaringan mengalami interferensi. Untuk mencapai tujuan tersebut, dibutuhkan metode yang dapat mendeteksi gangguan jaringan secara cepat, yaitu dengan menggunakan metode Phase Locked Loop (PLL) yang dapat menyediakan informasi tegangan jaringan. Dibandingkan dengan algoritma PLL yang lainnya, Synchronous Reference Frame-Phase Locked Loop (SRF-PLL) bisa dikatakan merupakan yang paling populer dalam penerapannya. Dalam Penelitian ini, dibuat sebuah desain untuk pengaplikasian SRF-PLL untuk tegangan satu fase menggunakan mikrokontroler 16-bit dsPIC30f4011 dengan kontroler PI, dimana kontroler PI diharapkan akan membuat sistem memiliki respon yang cepat terhadap perubahan yang terjadi, dikarenakan tujuan dari kebutuhan PLL itu sendiri, sehingga akan didapatkan hasil data tegangan jaringan berupa, magnitude, frekuensi dan fase. Hasilnya, pengkondisi sinyal dapat mengatur sinyal tegangan jaringan agar dapat terabca oleh ADC mikrokontroler, sehingga magnitude, frekuensi, dan fase dari tegangan jaringan berhasil dibaca oleh algoritma SRF-PLL yang ditampilkan pada oscilloscope dengan bantuan DAC 8bit.
Styles APA, Harvard, Vancouver, ISO, etc.
5

Lipnicki, Piotr. « PRZEGLĄD METOD PLL DO SYNCHRONIZACJI Z SIECIĄ PRZEKSZTAŁTNIKÓW ENERGOELEKTRONICZNYCH ». Informatyka, Automatyka, Pomiary w Gospodarce i Ochronie Środowiska 3, no 2 (16 mai 2013) : 5–8. http://dx.doi.org/10.35784/iapgos.1444.

Texte intégral
Résumé :
W artykule przedstawiono metody synchronizacji przekształtników energoelektronicznych z siecią elektroenergetyczna oparte na pętli sprzężenia fazowego PLL. Przedstawione modele matematyczne oparte są na transformacjach do wirującego układu odniesienia. Modele symulacyjne wykonano w kilku wersjach: w zamkniętej pętli fazowej z synchronicznie wirującym układem odniesienia PLL- SRF, w zmodyfikowanym układzie PLL-SRF z uogólnionym integratorem drugiego rzędu SOGI oraz w podwójnie odprzężonym systemem z dwoma wirującymi przeciwnie układami odniesienia DDSRF. Na podstawie wykonanych symulacji stwierdzono, że zamknięta pętla fazowa PPL z algorytmem SOGI pozwala uzyskać lepszą zbieżność, a algorytmy DDSRF poprawnie pracują nawet dla sieci niesymetrycznej z dużą zawartością harmonicznych czasowych.
Styles APA, Harvard, Vancouver, ISO, etc.
6

Ghoshal, Anirban, et Vinod John. « Reconfiguration of Three Phase MAF-SRF-PLL as Single Phase PLL ». INAE Letters 1, no 2 (19 juillet 2016) : 47–51. http://dx.doi.org/10.1007/s41403-016-0010-8.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
7

Chmielewski, Tomasz. « CONTROL AND GRID SYNCHRONIZATION OF TWO LEVEL VOLTAGE SOURCE INVERTER UNDER TEMPORARY VOLTAGE UNBALANCE ». Informatics Control Measurement in Economy and Environment Protection 6, no 4 (18 décembre 2016) : 26–31. http://dx.doi.org/10.5604/01.3001.0009.5185.

Texte intégral
Résumé :
This paper presents the operation of grid tied, two level voltage source inverter (VSI) during network voltage unbalance. The control system was implemented in synchronous rotating reference frame dq0 (SRF). Two types of control structures were investigated herein. First utilizes the Double Decoupled SRF Phase-locked loop (DDSRF-PLL) synchronisation with positive and negative sequence currents control. Second one is simplified system that does not provide symmetrical components decomposition and decoupling for synchronisation. Simulation results exhibited a superior performance of the DDSRF-PLL control system under grid voltage unbalance.
Styles APA, Harvard, Vancouver, ISO, etc.
8

Tran, Tho Quang, Anh Viet Truong, Hoan Van Trao et Phuong Minh Le. « Compensation of offset for SRF-PLL in grid-connected inverters ». Science and Technology Development Journal 18, no 3 (30 août 2015) : 5–15. http://dx.doi.org/10.32508/stdj.v18i3.867.

Texte intégral
Résumé :
The grid-connected inverters that use synchronous reference frame based phaselocked loop SRF-PLL are applied very popular. The function of SRF-PLLs is fast and accurate estimation of frequency, phase angle, and magnitude of grid voltage. The power quality of the current injected into the grid depends on these estimated parameters. The measurements or processes of data conversion can typically introduce the dc offset in the measured grid voltage. The dc offset is one of the reasons for causing errors for the estimated parameters of the grid voltage and causes injected current with harmonic distortions. This paper proposes a technique of dc offset compensation for SRF-PLL based on the Second Order Generalized Integrator (SOGI). The simulation results validated the performance and robustness of the proposed technique.
Styles APA, Harvard, Vancouver, ISO, etc.
9

Escobar, Gerardo, Luis Ibarra, Jesus Elias Valdez-Resendiz, Jonathan Carlos Mayo-Maldonado et Daniel Guillen. « Nonlinear Stability Analysis of the Conventional SRF-PLL and Enhanced SRF-EPLL ». IEEE Access 9 (2021) : 59446–55. http://dx.doi.org/10.1109/access.2021.3073063.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
10

Li, Xing, et Hua Lin. « Stability Analysis of Grid-Connected Converters with Different Implementations of Adaptive PR Controllers under Weak Grid Conditions ». Energies 11, no 8 (1 août 2018) : 2004. http://dx.doi.org/10.3390/en11082004.

Texte intégral
Résumé :
Adaptive proportional resonant (PR) controllers, whose resonant frequencies are obtained by the phase-locked loop (PLL), are employed in grid connected voltage source converters (VSCs) to improve the control performance in the case of grid frequency variations. The resonant frequencies can be estimated by either synchronous reference frame PLL (SRF-PLL) or dual second order generalized integrator frequency locked loop (DSOGI-FLL), and there are three different implementations of the PR controllers based on two integrators. Hence, in this paper, system stabilities of the VSC with different implementations of PR controllers and different PLLs under weak grid conditions are analyzed and compared by applying the impedance-based method. First, the αβ-domain admittance matrixes of the VSC are derived using the harmonic linearization method. Then, the admittance matrixes are compared with each other, and the influences of their differences on system stability are revealed. It is demonstrated that if DSOGI-FLL is used, stabilities of the VSC with different implementations of the PR controllers are similar. Moreover, the VSC using a DSOGI-FLL is more stable than that using a SRF-PLL. The simulation and experimental results are conducted to verify the correctness of theoretical analysis.
Styles APA, Harvard, Vancouver, ISO, etc.
Plus de sources

Thèses sur le sujet "SRF-PLL"

1

Sagha, Hossein. « Development of innovative robust stability enhancement algorithms for distribution systems containing distributed generators ». Thesis, Queensland University of Technology, 2015. https://eprints.qut.edu.au/91052/1/Hossein_Sagha_Thesis.pdf.

Texte intégral
Résumé :
This project was a step forward in improving the voltage profile of traditional low voltage distribution networks with high photovoltaic generation or high peak demand. As a practical and economical solution, the developed methods use a Dynamic Voltage Restorer or DVR, which is a series voltage compensator, for continuous and communication-less power quality enhancement. The placement of DVR in the network is optimised in order to minimise its power rating and cost. In addition, new approaches were developed for grid synchronisation and control of DVR which are integrated with the voltage quality improvement algorithm for stable operation.
Styles APA, Harvard, Vancouver, ISO, etc.
2

Abhijit, K. « Design And Control of Power Converters for Renewable Energy Systems ». Thesis, 2016. http://etd.iisc.ac.in/handle/2005/2663.

Texte intégral
Résumé :
Renewable energy sources normally require power converters to convert their energy into standardized regulated ac output. The motivation for this thesis is to design and control power converters for renewable energy systems to ensure very good power quality, efficiency and reliability. The renewable energy sources considered are low voltage dc sources such as photovoltaic (PV) modules. Two transformer-isolated power circuit topologies with input voltage of less than 50V are designed and developed for low and medium power applications. Various design and control issues of these converters are identified and new solutions are proposed. For low power rating of a few hundred watts, a line-frequency transformer interfaced inverter is developed. In the grid connected operation, it is observed that this topology injects considerable lower order odd and even harmonics in the grid current. The reasons for this are identified. A new current control method using adaptive harmonic compensation technique and a proportional-resonant-integral (PRI) controller is proposed. The proposed current controller is designed to ensure that the grid current harmonics are within the limits set by the IEEE 1547-2003 standard. Phase-locked loops (PLLs) are used for grid synchronization of power converters in grid-tied operation and for closed-loop control reference generation. Analysis and design of synchronous reference frame PLL (SRF-PLL) and second-order generalized integrator (SOGI) based PLLs considering unit vector distortion under the possible non-ideal grid conditions of harmonics, unbalance, dc offsets and frequency deviations are proposed and validated. Both SRF-PLL and SOGI-PLL are low-complexity PLLs. The proposed designs achieve fastest settling time for these PLLs for a given worst-case input condition. The harmonic distortion and dc offsets in the resulting unit vectors are limited to be well within the limits set by the IEEE 1547-2003 standard. The proposed designs can be used to achieve very good performance using conventional low-complexity PLLs without the requirement of advanced PLLs which can be computationally intensive. A high-frequency (HF) transformer interfaced ac link inverter with a lossless snubber is developed medium power level in the order of few kilowatts. The HF transformer makes the topology compact and economical compared to an equally rated line frequency transformer. A new synchronized modulation method is proposed to suppress the possible over-voltages due to current commutation in the leakage inductance of the HF transformer. The effect of circuit non-ideality of turn-on delay time is analyzed. The proposed modulation mitigates the problem of spurious turn-on that can occur due to the turn-on delay time. The HF inverter, rectifier and snubber devices have soft switching with this modulation. A new reliable start-up method is proposed for this inverter topology without any additional start- up circuitry. This solves the problems of over-voltages and inrush currents during start-up. The overall research work reported in the thesis shows that it is possible to have compact, reliable and high performance power converters for renewable energy conversion systems. It is also shown that high control performance and power quality can be achieved using the proposed control techniques of low implementation complexity.
Styles APA, Harvard, Vancouver, ISO, etc.
3

Abhijit, K. « Design And Control of Power Converters for Renewable Energy Systems ». Thesis, 2016. http://etd.iisc.ernet.in/handle/2005/2663.

Texte intégral
Résumé :
Renewable energy sources normally require power converters to convert their energy into standardized regulated ac output. The motivation for this thesis is to design and control power converters for renewable energy systems to ensure very good power quality, efficiency and reliability. The renewable energy sources considered are low voltage dc sources such as photovoltaic (PV) modules. Two transformer-isolated power circuit topologies with input voltage of less than 50V are designed and developed for low and medium power applications. Various design and control issues of these converters are identified and new solutions are proposed. For low power rating of a few hundred watts, a line-frequency transformer interfaced inverter is developed. In the grid connected operation, it is observed that this topology injects considerable lower order odd and even harmonics in the grid current. The reasons for this are identified. A new current control method using adaptive harmonic compensation technique and a proportional-resonant-integral (PRI) controller is proposed. The proposed current controller is designed to ensure that the grid current harmonics are within the limits set by the IEEE 1547-2003 standard. Phase-locked loops (PLLs) are used for grid synchronization of power converters in grid-tied operation and for closed-loop control reference generation. Analysis and design of synchronous reference frame PLL (SRF-PLL) and second-order generalized integrator (SOGI) based PLLs considering unit vector distortion under the possible non-ideal grid conditions of harmonics, unbalance, dc offsets and frequency deviations are proposed and validated. Both SRF-PLL and SOGI-PLL are low-complexity PLLs. The proposed designs achieve fastest settling time for these PLLs for a given worst-case input condition. The harmonic distortion and dc offsets in the resulting unit vectors are limited to be well within the limits set by the IEEE 1547-2003 standard. The proposed designs can be used to achieve very good performance using conventional low-complexity PLLs without the requirement of advanced PLLs which can be computationally intensive. A high-frequency (HF) transformer interfaced ac link inverter with a lossless snubber is developed medium power level in the order of few kilowatts. The HF transformer makes the topology compact and economical compared to an equally rated line frequency transformer. A new synchronized modulation method is proposed to suppress the possible over-voltages due to current commutation in the leakage inductance of the HF transformer. The effect of circuit non-ideality of turn-on delay time is analyzed. The proposed modulation mitigates the problem of spurious turn-on that can occur due to the turn-on delay time. The HF inverter, rectifier and snubber devices have soft switching with this modulation. A new reliable start-up method is proposed for this inverter topology without any additional start- up circuitry. This solves the problems of over-voltages and inrush currents during start-up. The overall research work reported in the thesis shows that it is possible to have compact, reliable and high performance power converters for renewable energy conversion systems. It is also shown that high control performance and power quality can be achieved using the proposed control techniques of low implementation complexity.
Styles APA, Harvard, Vancouver, ISO, etc.

Chapitres de livres sur le sujet "SRF-PLL"

1

Alexeeva, Tatyana A., Nikolay V. Kuznetsov, Mikhail Y. Lobachev, Marat V. Yuldashev et Renat V. Yuldashev. « Nonlinear Analysis of SRF-PLL : Hold-In and Pull-In Ranges ». Dans Recent Developments in Model-Based and Data-Driven Methods for Advanced Control and Diagnosis, 225–34. Cham : Springer Nature Switzerland, 2023. http://dx.doi.org/10.1007/978-3-031-27540-1_20.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
2

Kunpara, Atul, et Vithal N. Kamat. « A Comparative Study of Grid Synchronization Techniques SRF-PLL and DSRF-PLL Under Unbalanced Grid Voltage Condition ». Dans Lecture Notes in Electrical Engineering, 177–86. Singapore : Springer Singapore, 2020. http://dx.doi.org/10.1007/978-981-15-0206-4_15.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
3

Sridharan, K., B. Chitti Babu, B. Naga Parvathi et P. Kartheek. « Pre-filters Based Synchronous Rotating Reference Frame Phase Locked Loop (SRF PLL) Design for Distorted Grid Conditions ». Dans Advances in Intelligent Systems and Computing, 171–85. Singapore : Springer Singapore, 2017. http://dx.doi.org/10.1007/978-981-10-3174-8_16.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.

Actes de conférences sur le sujet "SRF-PLL"

1

George, Aby K., et P. Sumathi. « Mono-component AM-FM signal decomposition using SRF-PLL ». Dans 2014 International Conference on Communications and Signal Processing (ICCSP). IEEE, 2014. http://dx.doi.org/10.1109/iccsp.2014.6949849.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
2

Patjoshi, Rajesh Kumar, Rakhee Panigrahi et Shasanka Sekhar Rout. « Nonlinear Variable Gain fuzzy with Enhanced PLL BasedModified SRF ApproachforUPQC ». Dans 2019 IEEE 1st International Conference on Energy, Systems and Information Processing (ICESIP). IEEE, 2019. http://dx.doi.org/10.1109/icesip46348.2019.8938332.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
3

Young, K., et R. A. Dougal. « SRF-PLL with dynamic center frequency for improved phase detection ». Dans 2009 International Conference on Clean Electrical Power (ICCEP). IEEE, 2009. http://dx.doi.org/10.1109/iccep.2009.5212055.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
4

Xie, Menxi, Canyan Zhu, Liqun He et Huiqing Wen. « An experimental study of MAF-SRF-PLL with comb compensator ». Dans 2017 IEEE Applied Power Electronics Conference and Exposition (APEC). IEEE, 2017. http://dx.doi.org/10.1109/apec.2017.7930865.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
5

Messo, Tuomas, Jussi Sihvo, Dongsheng Yang, Xiongfei Wang et Frede Blaabjerg. « Improved delayed signal cancellation-based SRF-PLL for unbalanced grid ». Dans 2017 IEEE Energy Conversion Congress and Exposition (ECCE). IEEE, 2017. http://dx.doi.org/10.1109/ecce.2017.8096566.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
6

Nouralinejad, Arezoo, Azam Bagheri, Mohammad Mardaneh et Mostafa Malekpour. « Improving the Decoupled Double SRF PLL for grid connected power converters ». Dans 2014 5th Power Electronics, Drive Systems & Technologies Conference (PEDSTC). IEEE, 2014. http://dx.doi.org/10.1109/pedstc.2014.6799398.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
7

Menxi Xie, Canyan Zhu et Yong Yang. « Equivalent analysis of MAF and CDSC applied in-loop SRF-PLL ». Dans 2016 IEEE 8th International Power Electronics and Motion Control Conference (IPEMC 2016 - ECCE Asia). IEEE, 2016. http://dx.doi.org/10.1109/ipemc.2016.7512593.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
8

Panda, Smruti Ranjan, et B. Chitti Babu. « Phase estimation for grid synchronization using CORDIC algorithm with SRF-PLL ». Dans 2012 IEEE Students' Conference on Electrical, Electronics and Computer Science (SCEECS). IEEE, 2012. http://dx.doi.org/10.1109/sceecs.2012.6184724.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
9

Sonam, K., P. Nikhil, B. Sudeep et G. Atul. « Implementation of single-phase modified SRF-PLL using model based development approach ». Dans 2017 North American Power Symposium (NAPS). IEEE, 2017. http://dx.doi.org/10.1109/naps.2017.8107296.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
10

Wang, J., A. Ridge et R. A. McMahon. « An improved SRF-PLL for grid-connected inverters in rnewable energy systems ». Dans 11th International Conference on Power Electronics, Machines and Drives (PEMD 2022). Institution of Engineering and Technology, 2022. http://dx.doi.org/10.1049/icp.2022.1083.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
Vous pouvez également être intéressé par les bibliographies sur le sujet « SRF-PLL » pour d’autres types de sources :
Articles de revues
Nous offrons des réductions sur tous les plans premium pour les auteurs dont les œuvres sont incluses dans des sélections littéraires thématiques. Contactez-nous pour obtenir un code promo unique!

Vers la bibliographie