Bibliographies thématiques / Flash-based FPGA

Littérature scientifique sur le sujet « Flash-based FPGA »

Auteur : Grafiati
Publié le 14 mars 2023

Créez une référence correcte selon les styles APA, MLA, Chicago, Harvard et plusieurs autres

Choisissez une source :

Sommaire

Consultez les listes thématiques d’articles de revues, de livres, de thèses, de rapports de conférences et d’autres sources académiques sur le sujet « Flash-based FPGA ».

À côté de chaque source dans la liste de références il y a un bouton « Ajouter à la bibliographie ». Cliquez sur ce bouton, et nous générerons automatiquement la référence bibliographique pour la source choisie selon votre style de citation préféré : APA, MLA, Harvard, Vancouver, Chicago, etc.

Vous pouvez aussi télécharger le texte intégral de la publication scolaire au format pdf et consulter son résumé en ligne lorsque ces informations sont inclues dans les métadonnées.

Articles de revues sur le sujet "Flash-based FPGA"

1

Shan, Yueer, Zhengzhou Cao et Guozhu Liu. « Research on eigenstate current control technology of Flash-based FPGA ». Journal of Semiconductors 43, no 12 (1 décembre 2022) : 122401. http://dx.doi.org/10.1088/1674-4926/43/12/122401.

Texte intégral
Résumé :
Abstract To solve the Flash-based FPGA in the manufacturing process, the ion implantation process will bring electrons into the floating gate of the P-channel Flash cell so that the Flash switch is in a weak conduction state, resulting in the Flash-based FPGA eigenstate current problem. In this paper, the mechanism of its generation is analyzed, and four methods are used including ultraviolet light erasing, high-temperature baking, X-ray irradiation, and circuit logic control. A comparison of these four methods can identify the circuit design by using circuit logic to control the path of the power supply that is the most suitable and reliable method to solve the Flash-based FPGA eigenstate current problem. By this method, the power-on current of 3.5 million Flash-based FPGA can be reduced to less than 0.3 A, and the chip can start normally. The function and performance of the chip can then be further tested and evaluated, which is one of the key technologies for developing Flash-based FPGA.
Styles APA, Harvard, Vancouver, ISO, etc.
2

Zhang, Zhi Xian, et Yuan Yao. « Platform Flash XCFP PROMs Updating Using JTAG Boundary-Scan ». Advanced Materials Research 433-440 (janvier 2012) : 4423–27. http://dx.doi.org/10.4028/www.scientific.net/amr.433-440.4423.

Texte intégral
Résumé :
This paper demonstrates a method to update design revisions in the Platform Flash XCFP PROMs for configuration of Xilinx® FPGAs. The Platform Flash XCFP PROMs contain boundary-scan(JTAG) facilities that are compatible with IEEE Std 1149.1. Combining the FPGA configuration data (FPGA bitstream) into a PROM from GPIO ports of an embedded microcontroller through JTAG TAP interface of the PROM. The JTAG download method based on the GPIO ports of an embedded microcontroller can be implemented to erase, program, and verify the Platform Flash XCFP PROMs using IEEE Std 1149.1[1]
Styles APA, Harvard, Vancouver, ISO, etc.
3

Arias, Ricardo, Hernán Mediote et Hernán Tacca. « Flash FPGA-Based Numerical Pulse-Width Modulator ». Advances in Power Electronics 2011 (4 avril 2011) : 1–6. http://dx.doi.org/10.1155/2011/215376.

Texte intégral
Résumé :
A pulse-width modulator to drive three-phase AC motors is described. It performs a numerical modulation technique, also known as optimum or calculated modulation, but, in order to reduce hardware resources, a hybrid approach merging that calculated modulation with proportional modulation is proposed. The modulator is tested in a flash-based field programmable gate array (FPGA) implementation.
Styles APA, Harvard, Vancouver, ISO, etc.
4

Zhang, Hui Xin, Xiang Jiao Meng, Xiang Hong Li et Bin Li. « The Design of 12-Channels Acquisition and Storage System Based on FPGA and AD7492 ». Advanced Materials Research 655-657 (janvier 2013) : 1604–8. http://dx.doi.org/10.4028/www.scientific.net/amr.655-657.1604.

Texte intégral
Résumé :
This paper introduces the principle and realization process of multi-channel data acquisition and storage system based on FPGA, A/D converter, FLASH and USB microcontroller. The system’s controlling core is FPGA. FPGA finished the switch of the multi-channel analog switch、A/D conversion、data compilation and storaging in the FLASH and uploading the data to PC by USB microcontroller. Test result can indicate that the system is simply and practical .The system can finish the real-time acquisition and processing for 12 input signals, sampling rate up to 1MSPS.
Styles APA, Harvard, Vancouver, ISO, etc.
5

Wen, Ju Hong, Wei Jiang Wang, Wei Gao et Xiao Nan Fan. « FPGA Implementation of NAND Flash Wear-Levelling Algorithm ». Applied Mechanics and Materials 241-244 (décembre 2012) : 1209–12. http://dx.doi.org/10.4028/www.scientific.net/amm.241-244.1209.

Texte intégral
Résumé :
NAND flash would generate invalid blocks during its manufacturing and using, and the invalid block management is a key point of NAND flash. By studying the structure and storage rules of NAND flash, this paper put forward a wear-levelling algorithm against the invalid blocks of NAND flash based on FPGA. This algorithm use invalid block table and logical-physical address mapping table to manage the invalid blocks and do wear-levelling. The design is implemented by VHDL, and successfully realized the wear-levelling and the reading and writing operations of NAND flash.
Styles APA, Harvard, Vancouver, ISO, etc.
6

Li, Jin Ming, Nan Song et Qiu Lin Tan. « The Design to Achieve the Data Breakpoint Survivor by Using FPGA ». Advanced Materials Research 468-471 (février 2012) : 2599–602. http://dx.doi.org/10.4028/www.scientific.net/amr.468-471.2599.

Texte intégral
Résumé :
Recording data for the increasingly diverse needs, the design is using FPGA to achieve the data breakpoint deposit. Choosing NAND Flash K9KAG08U0M as data storage media , the data according to an external command realize erasing ,storage and read-back operation under the control of the FLASH-based FPGA (A3P125). The design of data breakpoints deposit can achieved interruption of data collection, and by reading the data back before the FLASH chip erase operation to comply the repeated use of data acquisition system.
Styles APA, Harvard, Vancouver, ISO, etc.
7

Zhou, Ming Yu, Xuan Zhou, Guang Yu Zheng et Shu Sheng Peng. « High-Speed Data Acquisition System Based on FPGA in Missile-Borne Test System ». Applied Mechanics and Materials 333-335 (juillet 2013) : 452–59. http://dx.doi.org/10.4028/www.scientific.net/amm.333-335.452.

Texte intégral
Résumé :
In this paper, a high-speed data acquisition system based on FPGA is introduced, which has three different channels with one 5Msps sampling rate and 3×256Mb NAND FLASH. This system is controlled by a large scale FPGA chip from Xilinx Inc., XC3S500E-4FG320C. The collected data are first stored in nonvolatile flash on this fuse in-orbit and imported into a USB disk after down-falling. The main hardware and software design of each module are introduced in detail. Experiment results are shown in the final chapter.
Styles APA, Harvard, Vancouver, ISO, etc.
8

Xiao-qiang, Guo, Cao Liang-zhi, Chen Wei, Zhao Wen, Zhang Feng-qi, Wang Xun, Ding Li-li, Luo Yin-hong et Guo Gang. « SET characterization of 130 nm flash-based FPGA device ». Microelectronics Reliability 127 (décembre 2021) : 114369. http://dx.doi.org/10.1016/j.microrel.2021.114369.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
9

Vo, Hai Hong, Hung Quoc Nguyen et Tuyet Kim Tran. « Development of triggering and DAQ systems for radiation detectors using FPGA technology ». Science and Technology Development Journal - Natural Sciences 1, T4 (31 décembre 2017) : 197–204. http://dx.doi.org/10.32508/stdjns.v1it4.481.

Texte intégral
Résumé :
Field-programmable gate array (FPGA) technology has been widely used in setting up triggering systems and DAQ systems for radiation detectors, because it has several advantages such as fast digital processing, compact, programmable and high stability. Since 2010, with we have developed FPGA-based trigger systems and FPGA-based DAQ systems used for radiation detectors. Triggering systems for cosmic ray measurements, readout electronic for environmental radiation monitor in air. We also developed nuclear electronic equipment such as spectrum analyzer MCA (Flash-ADC/FPGA based), the pulse generator, counters, readout electronic for multiple radiation sensors. In this paper, we present two experiments, on the cosmic-ray induced response on the NaI(Tl) detector and environmental radiation monitoring system. For those experiments, trigger system are built by FPGA-based technology.
Styles APA, Harvard, Vancouver, ISO, etc.
10

Zhu, Juan Hua, Ang Wu et Juan Fang Zhu. « Research and Design of Digital Clock Based on FPGA ». Advanced Materials Research 187 (février 2011) : 741–45. http://dx.doi.org/10.4028/www.scientific.net/amr.187.741.

Texte intégral
Résumé :
A digital clock system designed by using VHDL hardware description language is presented in this paper. The proposed architecture fully utilizes the digital clock system available on FPGA chips based top-down design method in the Quartus II development environment. The Clock system is divided into four design modules: core module, frequency_division module, display module and tune module. It not only can time accurately and display time, but also can reset and adjust time. The LED lights will flash and the loudspeaker will tell time on the hour. The architecture is implemented and verified experimentally on a FPGA board. Because of the universality of digital clock and the portability of VHDL language, it can be applied directly in various designs based on FPGA chip.
Styles APA, Harvard, Vancouver, ISO, etc.
Plus de sources

Thèses sur le sujet "Flash-based FPGA"

1

DU, BOYANG. « Fault Tolerant Electronic System Design ». Doctoral thesis, Politecnico di Torino, 2016. http://hdl.handle.net/11583/2644047.

Texte intégral
Résumé :
Due to technology scaling, which means reduced transistor size, higher density, lower voltage and more aggressive clock frequency, VLSI devices may become more sensitive against soft errors. Especially for those devices used in safety- and mission-critical applications, dependability and reliability are becoming increasingly important constraints during the development of system on/around them. Other phenomena (e.g., aging and wear-out effects) also have negative impacts on reliability of modern circuits. Recent researches show that even at sea level, radiation particles can still induce soft errors in electronic systems. On one hand, processor-based system are commonly used in a wide variety of applications, including safety-critical and high availability missions, e.g., in the automotive, biomedical and aerospace domains. In these fields, an error may produce catastrophic consequences. Thus, dependability is a primary target that must be achieved taking into account tight constraints in terms of cost, performance, power and time to market. With standards and regulations (e.g., ISO-26262, DO-254, IEC-61508) clearly specify the targets to be achieved and the methods to prove their achievement, techniques working at system level are particularly attracting. On the other hand, Field Programmable Gate Array (FPGA) devices are becoming more and more attractive, also in safety- and mission-critical applications due to the high performance, low power consumption and the flexibility for reconfiguration they provide. Two types of FPGAs are commonly used, based on their configuration memory cell technology, i.e., SRAM-based and Flash-based FPGA. For SRAM-based FPGAs, the SRAM cells of the configuration memory highly susceptible to radiation induced effects which can leads to system failure; and for Flash-based FPGAs, even though their non-volatile configuration memory cells are almost immune to Single Event Upsets induced by energetic particles, the floating gate switches and the logic cells in the configuration tiles can still suffer from Single Event Effects when hit by an highly charged particle. So analysis and mitigation techniques for Single Event Effects on FPGAs are becoming increasingly important in the design flow especially when reliability is one of the main requirements.
Styles APA, Harvard, Vancouver, ISO, etc.

Chapitres de livres sur le sujet "Flash-based FPGA"

1

Tambara, Lucas A., Marcelo S. Lubaszewski, Tiago R. Balen, Paolo Rech, Fernanda L. Kastensmidt et Christopher Frost. « Neutron-Induced Single Event Effect in Mixed-Signal Flash-Based FPGA ». Dans FPGAs and Parallel Architectures for Aerospace Applications, 201–16. Cham : Springer International Publishing, 2016. http://dx.doi.org/10.1007/978-3-319-14352-1_14.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
2

Baofeng, Zhang, Zhang Suhao, Zhu Junchao et Li Xinzhi. « Study for System Bootloader Based on DSP and FPGA Shared Flash ». Dans Proceedings of the 2012 International Conference on Communication, Electronics and Automation Engineering, 1263–68. Berlin, Heidelberg : Springer Berlin Heidelberg, 2013. http://dx.doi.org/10.1007/978-3-642-31698-2_178.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
3

Wang, Jih-Jong, Nadia Rezzak, Durwyn DSilva, Chang-Kai Huang, Stephen Varela, Victor Nguyen, Gregory Bakker, John McCollum, Frank Hawley et Esmat Hamdy. « Radiation Effects in 65 nm Flash-Based Field Programmable Gate Array ». Dans FPGAs and Parallel Architectures for Aerospace Applications, 155–74. Cham : Springer International Publishing, 2016. http://dx.doi.org/10.1007/978-3-319-14352-1_11.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
4

Sterpone, Luca, et Boyang Du. « SET-PAR : Place and Route Tools for the Mitigation of Single Event Transients on Flash-Based FPGAs ». Dans Lecture Notes in Computer Science, 129–40. Cham : Springer International Publishing, 2015. http://dx.doi.org/10.1007/978-3-319-16214-0_11.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
5

« Design and implementation of SPI flash controller based on Xilinx FPGA ». Dans Electronic Engineering and Information Science, 43–46. CRC Press, 2015. http://dx.doi.org/10.1201/b18471-10.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
6

Rajagopalan, Sundararaman, Siva Janakiraman et Amirtharajan Rengarajan. « Medical Image Encryption ». Dans Medical Data Security for Bioengineers, 278–304. IGI Global, 2019. http://dx.doi.org/10.4018/978-1-5225-7952-6.ch014.

Texte intégral
Résumé :
The healthcare industry has been facing a lot of challenges in securing electronic health records (EHR). Medical images have found a noteworthy position for diagnosis leading to therapeutic requirements. Millions of medical images of various modalities are generally safeguarded through software-based encryption. DICOM format is a widely used medical image type. In this chapter, DICOM image encryption implemented on cyclone FPGA and ARM microcontroller platforms is discussed. The methodology includes logistic map, DNA coding, and LFSR towards a balanced confusion – diffusion processes for encrypting 8-bit depth 256 × 256 resolution of DICOM images. For FPGA realization of this algorithm, the concurrency feature has been utilized by simultaneous processing of 128 × 128 pixel blocks which yielded a throughput of 79.4375 Mbps. Noticeably, the ARM controller which replicated this approach through sequential embedded “C” code took 1248 bytes in flash code memory and Cyclone IV FPGA consumed 21,870 logic elements for implementing the proposed encryption scheme with 50 MHz operating clock.
Styles APA, Harvard, Vancouver, ISO, etc.
7

Rajagopalan, Sundararaman, Siva Janakiraman et Amirtharajan Rengarajan. « Medical Image Encryption ». Dans Research Anthology on Artificial Intelligence Applications in Security, 269–93. IGI Global, 2021. http://dx.doi.org/10.4018/978-1-7998-7705-9.ch013.

Texte intégral
Résumé :
The healthcare industry has been facing a lot of challenges in securing electronic health records (EHR). Medical images have found a noteworthy position for diagnosis leading to therapeutic requirements. Millions of medical images of various modalities are generally safeguarded through software-based encryption. DICOM format is a widely used medical image type. In this chapter, DICOM image encryption implemented on cyclone FPGA and ARM microcontroller platforms is discussed. The methodology includes logistic map, DNA coding, and LFSR towards a balanced confusion – diffusion processes for encrypting 8-bit depth 256 × 256 resolution of DICOM images. For FPGA realization of this algorithm, the concurrency feature has been utilized by simultaneous processing of 128 × 128 pixel blocks which yielded a throughput of 79.4375 Mbps. Noticeably, the ARM controller which replicated this approach through sequential embedded “C” code took 1248 bytes in flash code memory and Cyclone IV FPGA consumed 21,870 logic elements for implementing the proposed encryption scheme with 50 MHz operating clock.
Styles APA, Harvard, Vancouver, ISO, etc.
8

Rajagopalan, Sundararaman, Siva Janakiraman et Amirtharajan Rengarajan. « Medical Image Encryption ». Dans Research Anthology on Artificial Intelligence Applications in Security, 269–93. IGI Global, 2021. http://dx.doi.org/10.4018/978-1-7998-7705-9.ch013.

Texte intégral
Résumé :
The healthcare industry has been facing a lot of challenges in securing electronic health records (EHR). Medical images have found a noteworthy position for diagnosis leading to therapeutic requirements. Millions of medical images of various modalities are generally safeguarded through software-based encryption. DICOM format is a widely used medical image type. In this chapter, DICOM image encryption implemented on cyclone FPGA and ARM microcontroller platforms is discussed. The methodology includes logistic map, DNA coding, and LFSR towards a balanced confusion – diffusion processes for encrypting 8-bit depth 256 × 256 resolution of DICOM images. For FPGA realization of this algorithm, the concurrency feature has been utilized by simultaneous processing of 128 × 128 pixel blocks which yielded a throughput of 79.4375 Mbps. Noticeably, the ARM controller which replicated this approach through sequential embedded “C” code took 1248 bytes in flash code memory and Cyclone IV FPGA consumed 21,870 logic elements for implementing the proposed encryption scheme with 50 MHz operating clock.
Styles APA, Harvard, Vancouver, ISO, etc.

Actes de conférences sur le sujet "Flash-based FPGA"

1

Zhou, Guoqing, Jinlong Chen, Pengyun Chen, Xiang Zhou, Wei Huang, Lieping Zhang et Jiandong Wei. « FPGA-Based Image Storage in Flash Lidar ». Dans 2018 5th International Conference on Information Science and Control Engineering (ICISCE). IEEE, 2018. http://dx.doi.org/10.1109/icisce.2018.00057.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
2

Qin, Qin, Bing Lu et Xin Wang. « NOR Flash test system based on FPGA ». Dans DSIT 2021 : 2021 4th International Conference on Data Science and Information Technology. New York, NY, USA : ACM, 2021. http://dx.doi.org/10.1145/3478905.3478961.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
3

Yu, Xiuli, et Bingqi Li. « Simulation SPI+FLASH system based on FPGA ». Dans 2019 6th International Conference on Systems and Informatics (ICSAI). IEEE, 2019. http://dx.doi.org/10.1109/icsai48974.2019.9010251.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
4

Mubing Li, Min Xie, Guoman Liu et Xiaochao Liu. « A SPI FLASH-based FPGA dynamic reconfiguration method ». Dans 2013 IEEE International Conference on Microwave Technology & Computational Electromagnetics (ICMTCE). IEEE, 2013. http://dx.doi.org/10.1109/icmtce.2013.6812490.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
5

Wu, Guohui, Yongjie Hu et Jian Wu. « NAND Flash Bad Block Management Research Based On FPGA ». Dans 2015 International conference on Applied Science and Engineering Innovation. Paris, France : Atlantis Press, 2015. http://dx.doi.org/10.2991/asei-15.2015.33.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
6

Abusultan, Monther, et Sunil P. Khatri. « Exploring static and dynamic flash-based FPGA design topologies ». Dans 2016 IEEE 34th International Conference on Computer Design (ICCD). IEEE, 2016. http://dx.doi.org/10.1109/iccd.2016.7753317.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
7

Jia, James Yingbo, Pavan Singaraju, Fethi Dhaoui, Rich Newell, Patty Liu, Habtom Micael, Michael Traas et al. « Performance and reliability of a 65nm Flash based FPGA ». Dans 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT). IEEE, 2012. http://dx.doi.org/10.1109/icsict.2012.6466679.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
8

Szewinski, Jaroslaw, Piotr Pucyk, Wojciech Jalmuzna, Przemyslaw Fafara, Marcin Pieciukiewicz, Ryszard Romaniuk et Krzysztof T. Pozniak. « Embedded system in FPGA-based LLRF controller for FLASH ». Dans SPIE Proceedings, sous la direction de Ryszard S. Romaniuk. SPIE, 2006. http://dx.doi.org/10.1117/12.714521.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
9

Lavenier, Dominique, Liu Xinchun et Gilles Georges. « Seed-based genomic sequence comparison using a FPGA/FLASH accelerator ». Dans 2006 IEEE International Conference on Field Programmable Technology. IEEE, 2006. http://dx.doi.org/10.1109/fpt.2006.270389.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
10

Han, Kyung Joon, Martin Stiftinger, Ronald Kakoschke, Nigel Chan, Sungrae Kim, Ben Leung, Volker Hecht et al. « A Novel Flash-based FPGA Technology with Deep Trench Isolation ». Dans 2007 22nd IEEE Non-Volatile Semiconductor Memory Workshop. IEEE, 2007. http://dx.doi.org/10.1109/nvsmw.2007.4290569.

Texte intégral
Styles APA, Harvard, Vancouver, ISO, etc.
Vous pouvez également être intéressé par les bibliographies sur le sujet « Flash-based FPGA » pour d’autres types de sources :
Articles de revues
Nous offrons des réductions sur tous les plans premium pour les auteurs dont les œuvres sont incluses dans des sélections littéraires thématiques. Contactez-nous pour obtenir un code promo unique!

Vers la bibliographie