Artículos de revistas sobre el tema "VERILOG IMPLEMENTATION"
Crea una cita precisa en los estilos APA, MLA, Chicago, Harvard y otros
Consulte los 50 mejores artículos de revistas para su investigación sobre el tema "VERILOG IMPLEMENTATION".
Junto a cada fuente en la lista de referencias hay un botón "Agregar a la bibliografía". Pulsa este botón, y generaremos automáticamente la referencia bibliográfica para la obra elegida en el estilo de cita que necesites: APA, MLA, Harvard, Vancouver, Chicago, etc.
También puede descargar el texto completo de la publicación académica en formato pdf y leer en línea su resumen siempre que esté disponible en los metadatos.
Explore artículos de revistas sobre una amplia variedad de disciplinas y organice su bibliografía correctamente.
Koti, Mr Manjunath y Dr Basavaraj I. Neelgar. "CAN Tx Frame Implementation using Verilog". Journal of University of Shanghai for Science and Technology 23, n.º 07 (29 de julio de 2021): 1303–13. http://dx.doi.org/10.51201/jusst/21/07311.
Texto completoParamahamsa, Prof Mr YRK. "Implementation of Zigbee Transmitter using Verilog". International Journal for Research in Applied Science and Engineering Technology V, n.º III (28 de marzo de 2017): 1010–17. http://dx.doi.org/10.22214/ijraset.2017.3185.
Texto completoShet, Ganesh Gopal, Jamuna V, Shravani S, Nayana H G y Pramod Kumar S. "Implementation of AES Algorithm using Verilog". JNNCE Journal of Engineering and Management 4, n.º 1 (30 de noviembre de 2020): 17. http://dx.doi.org/10.37314/jjem.2020.040103.
Texto completoKrishna, T. Rama, T. Krishna Murthy, N. Vilasrao Sarode, P. Srilakshmi y V. Geetha Sri. "Verilog HDL using LTE Implementation MAP Algorithm". International Journal of Innovative Research in Computer Science and Technology 10, n.º 2 (30 de marzo de 2022): 611–14. http://dx.doi.org/10.55524/ijircst.2022.10.2.115.
Texto completoZheng, Li Kun, Ya Li Chen y Zhe Ying Li. "Design and Implementation of USB Transceiver with Verilog". Applied Mechanics and Materials 462-463 (noviembre de 2013): 604–8. http://dx.doi.org/10.4028/www.scientific.net/amm.462-463.604.
Texto completoPerali, Sri Phanindra, Nithin Krishna Madadi y Rohith Reddy. "RTL Implementation of AMBA AHB Protocol using Verilog". International Journal for Research in Applied Science and Engineering Technology 11, n.º 4 (30 de abril de 2023): 4056–63. http://dx.doi.org/10.22214/ijraset.2023.51179.
Texto completoJ, Padmini y V. Nanammal. "FPGA Implementation of Digital Modulation Schemes Using Verilog HDL". International Journal for Research in Applied Science and Engineering Technology 10, n.º 9 (30 de septiembre de 2022): 560–67. http://dx.doi.org/10.22214/ijraset.2022.46596.
Texto completoSreekanth, P. "Verilog Implementation of Image Compression Using Discrete Wavelet Transform". CVR Journal of Science & Technology 9, n.º 1 (1 de diciembre de 2015): 21–25. http://dx.doi.org/10.32377/cvrjst0905.
Texto completoBalakrishna, J. "Design and Implementation of RFID Controller using Verilog HDL". International Journal for Research in Applied Science and Engineering Technology 9, n.º VI (30 de junio de 2021): 4335–42. http://dx.doi.org/10.22214/ijraset.2021.35942.
Texto completoPari, Kumar. "Implementation of reduced memory Viterbi Decoder using Verilog HDL". IOSR Journal of Electronics and Communication Engineering 8, n.º 4 (2013): 73–79. http://dx.doi.org/10.9790/2834-0847379.
Texto completoKong, Lingxi, Qirui Niu y Pai Yang. "Design And Implementation of UART Based on Verilog HDL". Highlights in Science, Engineering and Technology 38 (16 de marzo de 2023): 949–55. http://dx.doi.org/10.54097/hset.v38i.5981.
Texto completoB R, Vishwas y Dr Sowmya K B. "Design and Implementation of Advanced Extensible Interface using Verilog". International Journal for Research in Applied Science and Engineering Technology 11, n.º 8 (31 de agosto de 2023): 1709–14. http://dx.doi.org/10.22214/ijraset.2023.55446.
Texto completoYang, Hui Jing, Hao Fan y Huai Guo Dong. "Design and Implementation of a RISC Processor on FPGA". Advanced Materials Research 981 (julio de 2014): 58–61. http://dx.doi.org/10.4028/www.scientific.net/amr.981.58.
Texto completoKangralkar, Sonali y Rajashri Khanai. "Design and Implementation of 8 point FFT using Verilog HDL". International Journal of Computer Applications 177, n.º 11 (17 de octubre de 2019): 4–6. http://dx.doi.org/10.5120/ijca2019919440.
Texto completoGhelani, Harsh H., Nilesh L. Jha, Rohan Naik y Pragya Gupta. "FPGA Implementation of Configurable Linear Feedback Shift Register using Verilog". International Journal of Computer Sciences and Engineering 6, n.º 4 (30 de abril de 2018): 143–46. http://dx.doi.org/10.26438/ijcse/v6i4.143146.
Texto completoKumarN, Naveen, Rohith S y H. Venkatesh Kumar. "FPGA Implementation of OFDM Transceiver using Verilog - Hardware Description Language". International Journal of Computer Applications 102, n.º 6 (18 de septiembre de 2014): 8–13. http://dx.doi.org/10.5120/17817-8752.
Texto completopani, M. Chakra, J. S. S. Ramaraju y Ch N. L. Sujatha. "Implementation of Cordic Algorithm for FPGA Based Computers Using Verilog". International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 03, n.º 08 (20 de agosto de 2014): 11487–96. http://dx.doi.org/10.15662/ijareeie.2014.0308082.
Texto completoRziga, Faten Ouaja, Khaoula Mbarek, Sami Ghedira y Kamel Besbes. "An efficient Verilog-A memristor model implementation: simulation and application". Journal of Computational Electronics 18, n.º 3 (7 de junio de 2019): 1055–64. http://dx.doi.org/10.1007/s10825-019-01357-9.
Texto completoPadmaSree, L., Bekkam Satheesh y N. Dhanalakshmi. "FPGA Implementation of Interrupt Controller (8259) by using Verilog HDL". International Journal of Computer Applications 48, n.º 6 (30 de junio de 2012): 12–19. http://dx.doi.org/10.5120/7350-0045.
Texto completoRavindran, Ajith. "Workshop on Introduction to Verilog Modeling and FPGA Implementation [Chapters]". IEEE Solid-State Circuits Magazine 15, n.º 3 (2023): 111–12. http://dx.doi.org/10.1109/mssc.2023.3285330.
Texto completoWisniewski, Remigiusz. "Design of Petri Net-Based Cyber-Physical Systems Oriented on the Implementation in Field Programmable Gate Arrays". Energies 14, n.º 21 (28 de octubre de 2021): 7054. http://dx.doi.org/10.3390/en14217054.
Texto completoNoorbasha, Fazal, K. Hari Kishore, P. Phani Sarad, A. Renuka, SK Meera Mohiddin, K. Jagadeesh Babu, B. V S. Phanindra y M. Manasa. "A VLSI implementation of train collision avoidance system using Verilog HDL". International Journal of Engineering & Technology 7, n.º 2.8 (19 de marzo de 2018): 386. http://dx.doi.org/10.14419/ijet.v7i2.8.10468.
Texto completoQiu, Mo, Simin Yu, Yuqiong Wen, Jinhu Lü, Jianbin He y Zhuosheng Lin. "Design and FPGA Implementation of a Universal Chaotic Signal Generator Based on the Verilog HDL Fixed-Point Algorithm and State Machine Control". International Journal of Bifurcation and Chaos 27, n.º 03 (marzo de 2017): 1750040. http://dx.doi.org/10.1142/s0218127417500407.
Texto completoMoubark, Asraf Mohamed, Mohd Alauddin Mohd Ali, Hilmi Sanusi y Sawal Md Ali. "FPGA Implementation of Low Power Digital QPSK Modulator Using Verilog HDL". Journal of Applied Sciences 13, n.º 3 (15 de enero de 2013): 385–92. http://dx.doi.org/10.3923/jas.2013.385.392.
Texto completoRizvi, Navaid Zafar, Rajat Arora y Niraj Agrawal. "Implementation and Verification of Synchronous FIFO using System Verilog Verification Methodology". Journal of Communications Technology, Electronics and Computer Science 2 (21 de noviembre de 2015): 18. http://dx.doi.org/10.22385/jctecs.v2i0.19.
Texto completoSamsudin, Nooraisyah N., Dr Suhaila Isaak y Dr Norlina Paraman. "Implementation of Optimized Low Pass Filter for ECG filtering using Verilog". Journal of Physics: Conference Series 2312, n.º 1 (1 de agosto de 2022): 012049. http://dx.doi.org/10.1088/1742-6596/2312/1/012049.
Texto completoKumari, U. Ratna y T. K. Rasagna. "Implementation of Pipelined Data Encryption Standard for Security Enhancement through Verilog". International Journal of Computer Applications and Technology 1, n.º 1 (10 de julio de 2012): 4–8. http://dx.doi.org/10.7753/2012.1002.
Texto completoTrivedi, Hardik, Rohit Kumar, Ronak Tank, Sundaresan C. y Madhushankara M. "Implementation of USB 3. 0 SuperSpeed Physical Layer using Verilog HDL". International Journal of Computer Applications 95, n.º 24 (18 de junio de 2014): 1–5. http://dx.doi.org/10.5120/16739-6571.
Texto completoAswathy Krishnan, Nisha G. R,. "VIP Implementation for Mil-Std Manchester Encoder- Decoder Using System Verilog". International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 04, n.º 07 (20 de julio de 2015): 6010–25. http://dx.doi.org/10.15662/ijareeie.2015.0407027.
Texto completoSajjad, Redwan N., Ujwal Radhakrishna y Dimitri A. Antoniadis. "A tunnel FET compact model including non-idealities with verilog implementation". Solid-State Electronics 150 (diciembre de 2018): 16–22. http://dx.doi.org/10.1016/j.sse.2018.09.001.
Texto completoKumar, Manish, Priyanka Singh y Shesha Singh. "A VLSI Implementation of Four-Phase Lift Controller Using Verilog HDL". IOP Conference Series: Materials Science and Engineering 225 (agosto de 2017): 012137. http://dx.doi.org/10.1088/1757-899x/225/1/012137.
Texto completoYuan, Jun, Quan Yuan Feng y Dan Wang. "Design of High-Precision FIR Filter Based on Verilog HDL". Advanced Materials Research 433-440 (enero de 2012): 5198–202. http://dx.doi.org/10.4028/www.scientific.net/amr.433-440.5198.
Texto completoZhao, Lin Hui y Zhi Yuan Liu. "Vehicle State and Friction Force Estimation Based on FPGA". Applied Mechanics and Materials 336-338 (julio de 2013): 999–1002. http://dx.doi.org/10.4028/www.scientific.net/amm.336-338.999.
Texto completoTanawade, Neeta y Sagun Sudhansu. "FPGA Implementation of Digital Modulation Techniques BPSK and QPSK using HDL Verilog". International Journal of Computer Applications 165, n.º 12 (17 de mayo de 2017): 44–50. http://dx.doi.org/10.5120/ijca2017914106.
Texto completoTeja, K. Babu Ravi. "Design and Implementation of Neighborhood Processing Operations on FPGA using Verilog HDL". IOSR journal of VLSI and Signal Processing 4, n.º 1 (2014): 75–80. http://dx.doi.org/10.9790/4200-04127580.
Texto completoVenkataRao, P. y K. R. K. Sastry K.R.K.Sastry. "Implementation of Complex Matrix Inversion using Gauss-Jordan Elimination Method in Verilog". International Journal of Computer Applications 122, n.º 3 (18 de julio de 2015): 6–9. http://dx.doi.org/10.5120/21678-4768.
Texto completoM. Rane, Sonali, Mrs Trupti Wagh y Dr Mrs P. Malathi. "An Implementation of Double precision Floating point Adder & Subtractor Using Verilog". IOSR Journal of Electrical and Electronics Engineering 9, n.º 4 (2014): 01–05. http://dx.doi.org/10.9790/1676-09430105.
Texto completoPremalatha, G., J. Mohana, S. Suvitha y J. Manikandan. "Implementation of VLSI Based Efficient Lossless EEG Compression Architecture using Verilog HDL". Journal of Physics: Conference Series 1964, n.º 6 (1 de julio de 2021): 062048. http://dx.doi.org/10.1088/1742-6596/1964/6/062048.
Texto completo., NARAHARI BHARGAVI y B. NAGA RAJESH . "VLSI IMPLEMENTATION OF HIGH SPEED SINGLE PRECESSION FLOATING POINT UNIT USING VERILOG". International Journal of Engineering Technology and Management Sciences 6, n.º 1 (28 de enero de 2022): 16–23. http://dx.doi.org/10.46647/ijetms.2022.v06i01.003.
Texto completoNoorbasha, Fazal, K. Hari Kishore, T. Naveen, A. Sai Anusha, Y. Manisha, K. Revathi y M. Manasa. "Implementation of modified Feistel block cipher for OTP generation using Verilog HDL". International Journal of Engineering & Technology 7, n.º 2.8 (19 de marzo de 2018): 392. http://dx.doi.org/10.14419/ijet.v7i2.8.10678.
Texto completoSanivarapu, Rambabu, Mallikarjuna Rao Y., Venkataiah C., Linga Murthy M.K., Laith H. Alzubaidi y Vyeshikha. "Design and Implementation of POSIT Based Adder and Multiplier in Verilog HDL". E3S Web of Conferences 391 (2023): 01184. http://dx.doi.org/10.1051/e3sconf/202339101184.
Texto completoM S, Harish M. S. y Jayadevappa D. "Design & Simulation Of 64-Bit Hybrid Processor Instruction Set Using Verilog". International Journal of Engineering & Technology 7, n.º 4.36 (9 de diciembre de 2018): 373. http://dx.doi.org/10.14419/ijet.v7i4.36.23809.
Texto completoM S, Harish M. S. y Jayadevappa D. "Design & Simulation Of 64-Bit Hybrid Processor Instruction Set Using Verilog". International Journal of Engineering & Technology 7, n.º 4.36 (9 de diciembre de 2018): 373. http://dx.doi.org/10.14419/ijet.v7i4.36.23810.
Texto completoShaik, Samdhani y P. Balanagu. "Functional Verification Architecture Implementation for Power Optimized FIR Filter". International Journal of Engineering & Technology 7, n.º 2.20 (18 de abril de 2018): 287. http://dx.doi.org/10.14419/ijet.v7i2.20.14780.
Texto completoAgarwal, Aman, Arjun J. Anil, Rahul Nair y K. Sivasankaran. "ASIC Implementation of DMA Controller". International Journal of Electrical and Electronics Research 4, n.º 1 (31 de marzo de 2016): 1–4. http://dx.doi.org/10.37391/ijeer.040101.
Texto completoQian, Xiang Ping, Wei Ming Qiao, Zhong Zu Zhou, Xi Meng Chen y Lan Jing. "A Digital Regulator for FPGA Implementation". Advanced Materials Research 433-440 (enero de 2012): 4547–54. http://dx.doi.org/10.4028/www.scientific.net/amr.433-440.4547.
Texto completoK N, Hemalatha, Aishwarya Kamakodi, A. Soppia, A. Poornima y Sangeetha B G. "Design And Implementation Of 64-Bit Ripple Carry Adder And Ripple Borrow Subtractor Using Reversible Logic Gates". International Journal of Advanced Networking and Applications 13, n.º 06 (2022): 5215–19. http://dx.doi.org/10.35444/ijana.2022.13607.
Texto completoIbrahimy, Muhammad Ibn. "FPGA Implementation of Multiplier for Floating-Point Numbers Based on IEEE 754-2008 Standard". Journal of Communications Technology, Electronics and Computer Science 1 (22 de octubre de 2015): 1. http://dx.doi.org/10.22385/jctecs.v1i0.2.
Texto completoAzhari, Zul Imran, Samsul Setumin, Emilia Noorsal y Mohd Hanapiah Abdullah. "Digital image enhancement by brightness and contrast manipulation using Verilog hardware description language". International Journal of Electrical and Computer Engineering (IJECE) 13, n.º 2 (1 de abril de 2023): 1346. http://dx.doi.org/10.11591/ijece.v13i2.pp1346-1357.
Texto completoSomashekhar, Vikas Maheshwari y R. P. Singh. "FPGA Implementation of Fault Tolerant Adder using Verilog for High Speed VLSI Architectures". International Journal of Engineering and Advanced Technology 9, n.º 4 (30 de abril de 2020): 549–51. http://dx.doi.org/10.35940/ijeat.d7062.049420.
Texto completo