Literatura académica sobre el tema "Multi-Processor System-on-Chip"
Crea una cita precisa en los estilos APA, MLA, Chicago, Harvard y otros
Consulte las listas temáticas de artículos, libros, tesis, actas de conferencias y otras fuentes académicas sobre el tema "Multi-Processor System-on-Chip".
Junto a cada fuente en la lista de referencias hay un botón "Agregar a la bibliografía". Pulsa este botón, y generaremos automáticamente la referencia bibliográfica para la obra elegida en el estilo de cita que necesites: APA, MLA, Harvard, Vancouver, Chicago, etc.
También puede descargar el texto completo de la publicación académica en formato pdf y leer en línea su resumen siempre que esté disponible en los metadatos.
Artículos de revistas sobre el tema "Multi-Processor System-on-Chip"
Nurmi, Jari. "International Symposium on System-on-Chip 2010". International Journal of Embedded and Real-Time Communication Systems 2, n.º 4 (octubre de 2011): 38–45. http://dx.doi.org/10.4018/ijertcs.2011100103.
Texto completoLee, Seung Eun. "Reusing existing resources for testing a multi-processor system-on-chip". International Journal of Electronics 100, n.º 3 (marzo de 2013): 355–70. http://dx.doi.org/10.1080/00207217.2012.713011.
Texto completoCui, Yuan y Bo Nian Li. "A Multimedia System Based on OMAP3530". Applied Mechanics and Materials 40-41 (noviembre de 2010): 506–9. http://dx.doi.org/10.4028/www.scientific.net/amm.40-41.506.
Texto completoLiu, Lin y Yuanyuan Yang. "Energy-aware routing in hybrid optical network-on-chip for future multi-processor system-on-chip". Journal of Parallel and Distributed Computing 73, n.º 2 (febrero de 2013): 189–97. http://dx.doi.org/10.1016/j.jpdc.2012.09.018.
Texto completoLafi, Walid, Didier Lattard y Ahmed Jerrya. "An asynchronous hierarchical router for networks-on-chip-based three-dimensional multi-processor system-on-chip". Software: Practice and Experience 42, n.º 7 (7 de febrero de 2012): 877–90. http://dx.doi.org/10.1002/spe.1150.
Texto completoAMAMIYA, MAKOTO, HIDEO TANIGUCHI y TAKANORI MATSUZAKI. "AN ARCHITECTURE OF FUSING COMMUNICATION AND EXECUTION FOR GLOBAL DISTRIBUTED PROCESSING". Parallel Processing Letters 11, n.º 01 (marzo de 2001): 7–24. http://dx.doi.org/10.1142/s0129626401000397.
Texto completoLi, Shuo, Gao Chao Xu, Yu Shuang Dong y Feng Wu. "The Review of Cache Partitioning in Multi-Core Processor". Key Engineering Materials 439-440 (junio de 2010): 1223–29. http://dx.doi.org/10.4028/www.scientific.net/kem.439-440.1223.
Texto completoSLIMANI, Hayet, Abderrazak JEMAIU y Ahmed Chiheb AMMARI. "Multi-Processor System-on-Chip Power Estimation Model At the CABA Level". IFAC Proceedings Volumes 45, n.º 7 (2012): 341–46. http://dx.doi.org/10.3182/20120523-3-cz-3015.00065.
Texto completoTang, Lin y Jin Zhao Wu. "The Status and Challenges of Multi-Processor System-on-Chip’s Formal Verification". Applied Mechanics and Materials 602-605 (agosto de 2014): 2926–29. http://dx.doi.org/10.4028/www.scientific.net/amm.602-605.2926.
Texto completoBAGHERZADEH, NADER y MASARU MATSUURA. "PERFORMANCE IMPACT OF TASK-TO-TASK COMMUNICATION PROTOCOL IN NETWORK-ON-CHIP". Journal of Circuits, Systems and Computers 18, n.º 02 (abril de 2009): 283–94. http://dx.doi.org/10.1142/s021812660900506x.
Texto completoTesis sobre el tema "Multi-Processor System-on-Chip"
Ghaeini, Bentolhoda. "A Fault-Aware Resource Manager for Multi-Processor System-on-Chip". Thesis, Linköpings universitet, Institutionen för datavetenskap, 2013. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-101010.
Texto completoHegde, Sridhar. "FUNCTIONAL ENHANCEMENT AND APPLICATIONS DEVELOPMENT FOR A HYBRID, HETEROGENEOUS SINGLE-CHIP MULTIPROCESSOR ARCHITECTURE". UKnowledge, 2004. http://uknowledge.uky.edu/gradschool_theses/252.
Texto completoRyu, Kyeong Keol. "Automated Bus Generation for Multi-processor SoC Design". Diss., Georgia Institute of Technology, 2004. http://hdl.handle.net/1853/5076.
Texto completoKliem, Daniel [Verfasser]. "A Flexible Multi-Processor System-on-a-Chip Architecture for Safety- and Security-Critical Applications / Daniel Kliem". Aachen : Shaker, 2013. http://d-nb.info/1050342682/34.
Texto completoPoletti, Francesco <1977>. "Multi processor system on chip platform and studying of the best architecture and software solution for an application". Doctoral thesis, Alma Mater Studiorum - Università di Bologna, 2007. http://amsdottorato.unibo.it/407/1/Tesi_pol.pdf.
Texto completoPoletti, Francesco <1977>. "Multi processor system on chip platform and studying of the best architecture and software solution for an application". Doctoral thesis, Alma Mater Studiorum - Università di Bologna, 2007. http://amsdottorato.unibo.it/407/.
Texto completoWang, Zheng [Verfasser], Anupam [Akademischer Betreuer] Chattopadhyay y Tobias G. [Akademischer Betreuer] Noll. "High-level estimation and exploration of reliability for multi-processor system-on-chip / Zheng Wang ; Anupam Chattopadhyay, Tobias G. Noll". Aachen : Universitätsbibliothek der RWTH Aachen, 2015. http://d-nb.info/1125910704/34.
Texto completoDruyer, Rémy. "Réseau sur puce sécurisé pour applications cryptographiques sur FPGA". Thesis, Montpellier, 2017. http://www.theses.fr/2017MONTS023/document.
Texto completoWhether through smartphones, portable game consoles, or high performances computing, Systems-on-Chip (SoC) have seen their use widely spread over the last two decades. This can be explained by the low power consumption of these circuits with the regard of the performances they are able to deliver, and the numerous function they can integrate. Since SoC are improving every day, they require better performances from interconnects that support their communications. In order to address this issue Network-on-Chip have emerged.In addition to ASICs, FPGA circuits are one of the possible choices when conceiving a SoC. Our first contribution was therefore to perform and study the performance of Hermes NoC initially designed for ASIC, on reconfigurable circuit. This allowed us to confirm that the architecture of the interconnection system must be adapted to that of the circuit in order to achieve the best possible performances. Thus, our second contribution was to design TrustNoC, an optimized NoC for FPGA platform, with low latency, high operating frequency, and a moderate quantity of logical resources required for implementation.Security is also a primordial aspect of systems-on-chip, and more generally, of all digital systems. Our latest contribution was to study the threats that target SoCs during all their life cycle, then to develop and integrate hardware security mechanisms to TrustNoC in order to counter IP hijacking, and software attacks. During the design of security mechanisms, we tried to limit as much as possible the overhead on NoC performances
Faure, Etienne. "Communications matérielles / logicielles dans les systèmes sur puces multi-processeurs orientés télécommunications". Paris 6, 2007. http://www.theses.fr/2007PA066201.
Texto completoBelhadj, Amor Hela. "Hiérarchie mémoire dans les systèmes intégrés multiprocesseurs construits autour de réseaux sur puce". Thesis, Université Grenoble Alpes (ComUE), 2017. http://www.theses.fr/2017GREAM049/document.
Texto completoMulti/many-cores parallel systems for high-power computing at low energy costs are nowadays a reality. However, exploiting the performance of these architectures depends on the efficiency of the system in managing data accesses. The aim of our work is to improve the efficiency of these accesses by exploiting the hardware architecture characteristics.In a first part, we propose a new cache hierarchy organization that aims at maximizing the use of the available storage space at each level. This solution, based on non-uniform cache access architectures (NUCA), supports inter and intra-level transfers of the hierarchy. It requires a cache coherency protocol that suits its specifications.Obviously, the transfer of data in the hierarchy is also a determinant of the system performance. In a second part, we consider the specific communication needs of the protocol. We suggest the use of a virtualized network as an ad-hoc communication medium to manage consistency traffic at a lower cost. It links the caches of the same level to support intra-level transfers, which are a specificity of our protocol, in order to reduce the average access latency
Libros sobre el tema "Multi-Processor System-on-Chip"
Wieferink, Andreas. Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms. Dordrecht: Springer Science+Business Media B.V., 2008.
Buscar texto completoWang, Zheng y Anupam Chattopadhyay. High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip. Singapore: Springer Singapore, 2018. http://dx.doi.org/10.1007/978-981-10-1073-6.
Texto completoRousseau, Frédéric y Liliana Andrade. Multi-Processor System-On-Chip 1: Architectures. Wiley & Sons, Incorporated, John, 2021.
Buscar texto completoRousseau, Frédéric y Liliana Andrade. Multi-Processor System-On-Chip 1: Architectures. Wiley & Sons, Incorporated, John, 2021.
Buscar texto completoRousseau, Frédéric y Liliana Andrade. Multi-Processor System-On-Chip 2: Applications. Wiley & Sons, Incorporated, John, 2021.
Buscar texto completoRousseau, Frédéric y Liliana Andrade. Multi-Processor System-On-Chip 2: Applications. Wiley & Sons, Incorporated, John, 2021.
Buscar texto completoRousseau, Frédéric y Liliana Andrade. Multi-Processor System-On-Chip 1: Architectures. Wiley & Sons, Incorporated, John, 2021.
Buscar texto completoRousseau, Frédéric y Liliana Andrade. Multi-Processor System-On-Chip 2: Applications. Wiley & Sons, Incorporated, John, 2021.
Buscar texto completoRousseau, Frédéric y Liliana Andrade. Multi-Processor System-On-Chip 2: Applications. Wiley & Sons, Incorporated, John, 2021.
Buscar texto completoRousseau, Frédéric y Liliana Andrade. Multi-Processor System-On-Chip 1: Architectures. Wiley & Sons, Incorporated, John, 2021.
Buscar texto completoCapítulos de libros sobre el tema "Multi-Processor System-on-Chip"
Wagner, Philipp, Thomas Wild y Andreas Herkersdorf. "DiaSys: On-Chip Trace Analysis for Multi-processor System-on-Chip". En Architecture of Computing Systems – ARCS 2016, 197–209. Cham: Springer International Publishing, 2016. http://dx.doi.org/10.1007/978-3-319-30695-7_15.
Texto completoPétrot, Frédéric, Luc Michel y Clément Deschamps. "Multi-Processor System-on-Chip Prototyping Using Dynamic Binary Translation". En Handbook of Hardware/Software Codesign, 1–27. Dordrecht: Springer Netherlands, 2016. http://dx.doi.org/10.1007/978-94-017-7358-4_20-1.
Texto completoFerreira, Rubem Euzébio, Luiza de Macedo Mourelle y Nadia Nedjah. "A Parallel Genetic Algorithm on a Multi-Processor System-on-Chip". En Trends in Applied Intelligent Systems, 164–72. Berlin, Heidelberg: Springer Berlin Heidelberg, 2010. http://dx.doi.org/10.1007/978-3-642-13025-0_18.
Texto completoBiedermann, Alexander, Marc Stöttinger, Lijing Chen y Sorin A. Huss. "Secure Virtualization within a Multi-processor Soft-Core System-on-Chip Architecture". En Lecture Notes in Computer Science, 385–96. Berlin, Heidelberg: Springer Berlin Heidelberg, 2011. http://dx.doi.org/10.1007/978-3-642-19475-7_40.
Texto completoWang, Zheng y Anupam Chattopadhyay. "System-Level Reliability Exploration". En High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip, 155–76. Singapore: Springer Singapore, 2017. http://dx.doi.org/10.1007/978-981-10-1073-6_7.
Texto completoAmaricai, Alexandru, Alin Dobre, Oana Boncalo, Andrei Tanase y Camelia Valuch. "Using Cycle-Approximate Simulation for Bus Based Multi-Processor System-On Chip Analysis". En Applied Computational Intelligence in Engineering and Information Technology, 213–24. Berlin, Heidelberg: Springer Berlin Heidelberg, 2012. http://dx.doi.org/10.1007/978-3-642-28305-5_17.
Texto completoWang, Zheng y Anupam Chattopadhyay. "Introduction". En High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip, 1–4. Singapore: Springer Singapore, 2017. http://dx.doi.org/10.1007/978-981-10-1073-6_1.
Texto completoWang, Zheng y Anupam Chattopadhyay. "Background". En High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip, 5–10. Singapore: Springer Singapore, 2017. http://dx.doi.org/10.1007/978-981-10-1073-6_2.
Texto completoWang, Zheng y Anupam Chattopadhyay. "State-of-the-Art". En High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip, 11–28. Singapore: Springer Singapore, 2017. http://dx.doi.org/10.1007/978-981-10-1073-6_3.
Texto completoWang, Zheng y Anupam Chattopadhyay. "High-Level Fault Injection and Simulation". En High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip, 29–80. Singapore: Springer Singapore, 2017. http://dx.doi.org/10.1007/978-981-10-1073-6_4.
Texto completoActas de conferencias sobre el tema "Multi-Processor System-on-Chip"
Gohringer, Diana, Michael Hubner, Volker Schatz y Jurgen Becker. "Runtime adaptive multi-processor system-on-chip: RAMPSoC". En Distributed Processing Symposium (IPDPS). IEEE, 2008. http://dx.doi.org/10.1109/ipdps.2008.4536503.
Texto completoHolma, Kalle, Tero Arpinen, Erno Salminen, Marko Hannikainen y Timo D. Hamalainen. "Real-time execution monitoring on multi-processor system-on-chip". En 2008 International Symposium on System-on-Chip (SOC). IEEE, 2008. http://dx.doi.org/10.1109/issoc.2008.4694872.
Texto completoRossi, D., F. Campi, A. Deledda, C. Mucci, S. Pucillo, S. Whitty, R. Ernst et al. "A multi-core signal processor for heterogeneous reconfigurable computing". En 2009 International Symposium on System-on-Chip - SOC 2009. IEEE, 2009. http://dx.doi.org/10.1109/socc.2009.5335668.
Texto completoKakoee, Mohammad Reza, Vladimir Petrovic y Luca Benini. "A multi-banked shared-l1 cache architecture for tightly coupled processor clusters". En 2012 International Symposium on System-on-Chip - SOC. IEEE, 2012. http://dx.doi.org/10.1109/issoc.2012.6376362.
Texto completoGoossens, Gert, Dirk Lanneer, Werner Geurts y Johan Van Praet. "Design of ASIPs in multi-processor SoCs using the Chess/Checkers retargetable tool suite". En 2006 International Symposium on System-on-Chip. IEEE, 2006. http://dx.doi.org/10.1109/issoc.2006.321968.
Texto completoZhang, Qiwei, Andre B. J. Kokkeler y Gerard J. M. Smit. "A System-level Design Method for Cognitive Radio on a Reconfigurable Multi-processor Architecture". En 2007 International Symposium on System-on-Chip. IEEE, 2007. http://dx.doi.org/10.1109/issoc.2007.4427419.
Texto completoHalim, Dareen Kusuma, S. W. Lee, M. S. Ng, Z. N. Lim y C. M. Tang. "Exploring software-defined radio on Multi-Processor System-on-Chip". En 2015 3rd International Conference on New Media (CONMEDIA). IEEE, 2015. http://dx.doi.org/10.1109/conmedia.2015.7449149.
Texto completoHau, Yuan Wen, M. N. Marsono, Chia Yee Ooi y M. Khalil-Hani. "A Network-on-Chip simulation framework for homogeneous Multi-Processor System-on-Chip". En 2011 IEEE 9th International Conference on ASIC (ASICON 2011). IEEE, 2011. http://dx.doi.org/10.1109/asicon.2011.6157150.
Texto completoAiroldi, Roberto, Piia Saastamoinen y Jari Nurmi. "Improving logic-to-memory ratio in an embedded Multi-Processor system via code compression". En 2012 International Symposium on System-on-Chip - SOC. IEEE, 2012. http://dx.doi.org/10.1109/issoc.2012.6376371.
Texto completoZadrija, Valentina y Vlado Sruk. "Component-based specification for Multi-Processor System-on-Chip design". En Melecon 2010 - 2010 15th IEEE Mediterranean Electrotechnical Conference. IEEE, 2010. http://dx.doi.org/10.1109/melcon.2010.5475898.
Texto completo