Artículos de revistas sobre el tema "Multi-FPGA Boards"
Crea una cita precisa en los estilos APA, MLA, Chicago, Harvard y otros
Consulte los 50 mejores artículos de revistas para su investigación sobre el tema "Multi-FPGA Boards".
Junto a cada fuente en la lista de referencias hay un botón "Agregar a la bibliografía". Pulsa este botón, y generaremos automáticamente la referencia bibliográfica para la obra elegida en el estilo de cita que necesites: APA, MLA, Harvard, Vancouver, Chicago, etc.
También puede descargar el texto completo de la publicación académica en formato pdf y leer en línea su resumen siempre que esté disponible en los metadatos.
Explore artículos de revistas sobre una amplia variedad de disciplinas y organice su bibliografía correctamente.
Guo, Shuaizhi, Tianqi Wang, Linfeng Tao, Teng Tian, Zikun Xiang y Xi Jin. "RP-Ring: A Heterogeneous Multi-FPGA Accelerator". International Journal of Reconfigurable Computing 2018 (2018): 1–14. http://dx.doi.org/10.1155/2018/6784319.
Texto completoStęplewski, Wojciech, Mateusz Mroczkowski, Radoslav Darakchiev, Konrad Futera y Grażyna Kozioł. "New technologies of multi-layered printed circuit boards, intended of rapid-design electronic modules". Circuit World 41, n.º 3 (3 de agosto de 2015): 121–24. http://dx.doi.org/10.1108/cw-03-2015-0008.
Texto completoHammad, Saifullah y Muhammad Hasnain. "Highly Expandable Reconfigurable Platform using Multi-FPGA based Boards". International Journal of Computer Applications 51, n.º 12 (30 de agosto de 2012): 15–20. http://dx.doi.org/10.5120/8094-1674.
Texto completoCaba, Julián, María Díaz, Jesús Barba, Raúl Guerra y Jose A. de la Torre and Sebastián López. "FPGA-Based On-Board Hyperspectral Imaging Compression: Benchmarking Performance and Energy Efficiency against GPU Implementations". Remote Sensing 12, n.º 22 (13 de noviembre de 2020): 3741. http://dx.doi.org/10.3390/rs12223741.
Texto completoZabołotny, Wojciech Marek. "Versatile DMA Engine for High-Energy Physics Data Acquisition Implemented with High-Level Synthesis". Electronics 12, n.º 4 (9 de febrero de 2023): 883. http://dx.doi.org/10.3390/electronics12040883.
Texto completoTakeda, Kosuke. "Software-based data acquisition system for Level-1 end-cap muon trigger in Atlas Run-3". EPJ Web of Conferences 214 (2019): 01036. http://dx.doi.org/10.1051/epjconf/201921401036.
Texto completoDumez-Viou, Cédric, Rodolphe Weber y Philippe Ravier. "Multi-Level Pre-Correlation RFI Flagging for Real-Time Implementation on UniBoard". Journal of Astronomical Instrumentation 05, n.º 04 (diciembre de 2016): 1641019. http://dx.doi.org/10.1142/s2251171716410191.
Texto completoCUHADAROGLU, Burak y H. Gökhan İLK. "Design and implementation of a low cost, high performance ionizing radiation source detection and source direction finding system". Communications Faculty of Sciences University of Ankara Series A2-A3 Physical Sciences and Engineering 63, n.º 2 (30 de diciembre de 2021): 93–117. http://dx.doi.org/10.33769/aupse.942315.
Texto completoYang, Changqing, Dawei Zhou y Li Lu. "Multi-channel High-speed Data Acquisition System Based on Improved SPI Communication". Journal of Physics: Conference Series 2404, n.º 1 (1 de diciembre de 2022): 012028. http://dx.doi.org/10.1088/1742-6596/2404/1/012028.
Texto completoTurki, Mariem, Zied Marrakchi, Habib Mehrez y Mohamed Abid. "Frequency Optimization Objective during System Prototyping on Multi-FPGA Platform". International Journal of Reconfigurable Computing 2013 (2013): 1–12. http://dx.doi.org/10.1155/2013/853510.
Texto completoZhang, Cheng Chang, Li Sheng Yang, Xiao Ping Hu, Hong Yang y Ping Li. "A New Clock Synchronization Method for Multi-FPGA Systems". Advanced Materials Research 204-210 (febrero de 2011): 907–10. http://dx.doi.org/10.4028/www.scientific.net/amr.204-210.907.
Texto completoJain, Sushil Chandra, Anshul Kumar y Shashi Kumar. "Hybrid Multi-FPGA Board Evaluation by Permitting Limited Multi-Hop Routing". Design Automation for Embedded Systems 8, n.º 4 (diciembre de 2003): 309–26. http://dx.doi.org/10.1023/b:daem.0000013065.87652.df.
Texto completoNUHA, MUHAMMAD ULIN, HARI ARIEF DHARMAWAN y SETYAWAN PURNOMO SAKTI. "Desain ADC SAR 10-Bit Dua Kanal Simultan menggunakan Board FPGA Altera DE10". ELKOMIKA: Jurnal Teknik Energi Elektrik, Teknik Telekomunikasi, & Teknik Elektronika 10, n.º 1 (14 de enero de 2022): 16. http://dx.doi.org/10.26760/elkomika.v10i1.16.
Texto completoZhao, Zhi Peng, Jun Wang, Chao Yun Mai y Yu Xi Zhang. "A Multi-Channel Large-Capacity Acquisition and Storage System". Applied Mechanics and Materials 687-691 (noviembre de 2014): 3427–32. http://dx.doi.org/10.4028/www.scientific.net/amm.687-691.3427.
Texto completoChen, Yonghao, Tianrui Li, Xiaojie Chen, ZhiGang Cai y Tao Su. "High-Frequency Systolic Array-Based Transformer Accelerator on Field Programmable Gate Arrays". Electronics 12, n.º 4 (6 de febrero de 2023): 822. http://dx.doi.org/10.3390/electronics12040822.
Texto completoLiu, Dongmei, Weiyuan Zhu, Yanhui Wang, Ziyi Chang, Kaikai Xie y Shun Wang. "Power quality transient disturbances detection system based on db5 wavelet". Journal of Physics: Conference Series 2564, n.º 1 (1 de agosto de 2023): 012010. http://dx.doi.org/10.1088/1742-6596/2564/1/012010.
Texto completoDavidson, Kyle y Joey Bray. "Understanding Digital Radio Frequency Memory Performance in Countermeasure Design". Applied Sciences 10, n.º 12 (15 de junio de 2020): 4123. http://dx.doi.org/10.3390/app10124123.
Texto completoŚmigielski, Grzegorz. "Numerical control system based on a programmable logic device". MATEC Web of Conferences 357 (2022): 01005. http://dx.doi.org/10.1051/matecconf/202235701005.
Texto completoXu, Peng, Zhihua Xiao, Xianglong Wang, Lei Chen, Chao Wang y Fengwei An. "A Multi-Core Object Detection Coprocessor for Multi-Scale/Type Classification Applicable to IoT Devices". Sensors 20, n.º 21 (31 de octubre de 2020): 6239. http://dx.doi.org/10.3390/s20216239.
Texto completoHandzlik, Adam y Andrzej Jabłonski. "Large Data Stream Processing - Embedded Systems Design Challenges". International Journal of Electronics and Telecommunications 56, n.º 2 (1 de junio de 2010): 107–10. http://dx.doi.org/10.2478/v10177-010-0013-4.
Texto completoPacini, Tommaso, Emilio Rapuano, Gianmarco Dinelli y Luca Fanucci. "A Multi-Cache System for On-Chip Memory Optimization in FPGA-Based CNN Accelerators". Electronics 10, n.º 20 (15 de octubre de 2021): 2514. http://dx.doi.org/10.3390/electronics10202514.
Texto completoHaziq Ishak, Mohammad, Mohd Syafiq Mispan, Wong Yan Chiew, Muhammad Raihaan Kamaruddin y Mikhail Aleksandrovich Korobkov. "Secure lightweight obfuscated delay-based physical unclonable function design on FPGA". Bulletin of Electrical Engineering and Informatics 11, n.º 2 (1 de abril de 2022): 1075–83. http://dx.doi.org/10.11591/eei.v11i2.3265.
Texto completoElouaret, Tarek, Sylvain Colomer, Frédéric De Melo, Nicolas Cuperlier, Olivier Romain, Lounis Kessal y Stéphane Zuckerman. "Implementation of a Bio-Inspired Neural Architecture for Autonomous Vehicles on a Multi-FPGA Platform". Sensors 23, n.º 10 (10 de mayo de 2023): 4631. http://dx.doi.org/10.3390/s23104631.
Texto completoPeng, Xian Min, Qiang Li, Gui Chuan Zhang, Qing Lin Liu y Bing Xu. "Research on Dual Core Mechanism of Wireless Telemetry System". Advanced Materials Research 791-793 (septiembre de 2013): 2131–35. http://dx.doi.org/10.4028/www.scientific.net/amr.791-793.2131.
Texto completoDrożdż, Michał y Tomasz Kryjak. "FPGA Implementation of Multi-scale Face Detection Using HOG Features and SVM Classifier". Image Processing & Communications 21, n.º 3 (1 de septiembre de 2016): 27–44. http://dx.doi.org/10.1515/ipc-2016-0014.
Texto completoWu, Jin, Dan Yu Wu, Fan Jiang, Yang Yu, Lei Zhou, Xin Yu Liu y De Xin Wu. "An 8-Bit 1.72-Gsample/s Two Channel TimeInterleaved Analog-to-Digital Converter Based on PCB Circuit Board". Applied Mechanics and Materials 336-338 (julio de 2013): 1525–31. http://dx.doi.org/10.4028/www.scientific.net/amm.336-338.1525.
Texto completoPrasad Acharya, G. y M. Asha Rani. "Online Self-testable Multi-core System using Dynamic Partial Reconfiguration of FPGA". International Journal of Reconfigurable and Embedded Systems (IJRES) 6, n.º 3 (28 de mayo de 2018): 160. http://dx.doi.org/10.11591/ijres.v6.i3.pp160-168.
Texto completoGuo, Sen, San Feng Chen y Yong Sheng Liang. "Global Shared Memory Design for Multi-GPU Graphics Cards on Personal Supercomputer". Applied Mechanics and Materials 263-266 (diciembre de 2012): 1236–41. http://dx.doi.org/10.4028/www.scientific.net/amm.263-266.1236.
Texto completoZhang, Duo Li, Xue Peng Yang y Yu Kun Song. "Design and Implementation of a Large Points FFT Acceleration Unit in Multi-Processor System Based on FPGA". Applied Mechanics and Materials 347-350 (agosto de 2013): 1793–98. http://dx.doi.org/10.4028/www.scientific.net/amm.347-350.1793.
Texto completoMouri Zadeh Khaki, Ahmad, Ebrahim Farshidi, Sawal Hamid MD Ali y Masuri Othman. "An FPGA-Based 16-Bit Continuous-Time 1-1 MASH ΔΣ TDC Employing Multirating Technique". Electronics 8, n.º 11 (5 de noviembre de 2019): 1285. http://dx.doi.org/10.3390/electronics8111285.
Texto completoBae, Jina, Junhee Lee y Hyoungsik Nam. "Variable Clock and EM Signal Generation Scheme for Foveation-Based Driving OLED Head-Mounted Displays". Electronics 10, n.º 5 (25 de febrero de 2021): 538. http://dx.doi.org/10.3390/electronics10050538.
Texto completoSaber, Mohamed y Esam Hagras. "Parallel multi-layer selector S-Box based on lorenz chaotic system with FPGA implementation". Indonesian Journal of Electrical Engineering and Computer Science 19, n.º 2 (1 de agosto de 2020): 784. http://dx.doi.org/10.11591/ijeecs.v19.i2.pp784-792.
Texto completoDe Lucia, Erika. "Status of the KLOE-2 Inner Tracker". EPJ Web of Conferences 166 (2018): 00003. http://dx.doi.org/10.1051/epjconf/201816600003.
Texto completoDasari, Manikanta Swamy, Venkatesan Mani y Subbarao Mopidevi. "Fuel Cell-Based High-Gain Boost Converter Fed Single-Phase Multi-level Inverter Controlled by FPGA controller". Journal of New Materials for Electrochemical Systems 24, n.º 3 (30 de septiembre de 2021): 208–17. http://dx.doi.org/10.14447/jnmes.v24i3.a09.
Texto completoLi, Chao, Rui Xu, Yong Lv, Yonghui Zhao y Weipeng Jing. "Edge Real-Time Object Detection and DPU-Based Hardware Implementation for Optical Remote Sensing Images". Remote Sensing 15, n.º 16 (10 de agosto de 2023): 3975. http://dx.doi.org/10.3390/rs15163975.
Texto completoBertolucci, Matteo, Riccardo Cassettari y Luca Fanucci. "On the Frequency Carrier Offset and Symbol Timing Estimation for CCSDS 131.2-B-1 High Data-Rate Telemetry Receivers". Sensors 21, n.º 9 (21 de abril de 2021): 2915. http://dx.doi.org/10.3390/s21092915.
Texto completoAl-Shueli, Assad I. "Artificial TMAP Signal Generator Based on One-Bit Sigma Delta Modulator for MEC Test". Mathematical Modelling of Engineering Problems 10, n.º 1 (28 de febrero de 2023): 282–88. http://dx.doi.org/10.18280/mmep.100133.
Texto completoKomeylian, Somayeh y Christopher Paolini. "Implementation of the Digital QS-SVM-Based Beamformer on an FPGA Platform". Sensors 23, n.º 3 (3 de febrero de 2023): 1742. http://dx.doi.org/10.3390/s23031742.
Texto completoLi, Wenhao, Qisheng Zhang, Qimao Zhang, Feng Guo, Shuaiqing Qiao, Shiyang Liu, Yueyun Luo, Yuefeng Niu y Xing Heng. "Development of a distributed hybrid seismic–electrical data acquisition system based on the Narrowband Internet of Things (NB-IoT) technology". Geoscientific Instrumentation, Methods and Data Systems 8, n.º 2 (12 de agosto de 2019): 177–86. http://dx.doi.org/10.5194/gi-8-177-2019.
Texto completoLee, Jaeheum, Jason K. Eshraghian, Sungjin Kim, Kamran Eshraghian y Kyoungrok Cho. "Quantized Convolutional Neural Network Implementation on a Parallel-Connected Memristor Crossbar Array for Edge AI Platforms". Journal of Nanoscience and Nanotechnology 21, n.º 3 (1 de marzo de 2021): 1854–61. http://dx.doi.org/10.1166/jnn.2021.18925.
Texto completoBarrios, Yubal, Antonio Sánchez, Raúl Guerra y Roberto Sarmiento. "Hardware Implementation of the CCSDS 123.0-B-2 Near-Lossless Compression Standard Following an HLS Design Methodology". Remote Sensing 13, n.º 21 (31 de octubre de 2021): 4388. http://dx.doi.org/10.3390/rs13214388.
Texto completoYu, Zheqi, Pedro Machado, Adnan Zahid, Amir M. Abdulghani, Kia Dashtipour, Hadi Heidari, Muhammad A. Imran y Qammer H. Abbasi. "Energy and Performance Trade-Off Optimization in Heterogeneous Computing via Reinforcement Learning". Electronics 9, n.º 11 (2 de noviembre de 2020): 1812. http://dx.doi.org/10.3390/electronics9111812.
Texto completoYang, Dan, Xuhan Xu, Tianyang Chen, Yanhao Chen y Junjie Zhang. "Low Latency TOE with Double-Queue Structure for 10Gbps Ethernet on FPGA". Sensors 23, n.º 10 (12 de mayo de 2023): 4690. http://dx.doi.org/10.3390/s23104690.
Texto completoMizukami, Atsushi. "ATLAS Level-1 Endcap Muon Trigger for Run 3". EPJ Web of Conferences 245 (2020): 01002. http://dx.doi.org/10.1051/epjconf/202024501002.
Texto completoKhamlich, Salaheddine, Fathallah Khamlich, Issam Atouf y Mohamed Benrabh. "Performance evaluation and implementations of MFCC, SVM and MLP algorithms in the FPGA board". International journal of electrical and computer engineering systems 12, n.º 3 (27 de agosto de 2021): 139–53. http://dx.doi.org/10.32985/ijeces.12.3.3.
Texto completoBarrios, Yubal, Alfonso Rodríguez, Antonio Sánchez, Arturo Pérez, Sebastián López, Andrés Otero, Eduardo de la Torre y Roberto Sarmiento. "Lossy Hyperspectral Image Compression on a Reconfigurable and Fault-Tolerant FPGA-Based Adaptive Computing Platform". Electronics 9, n.º 10 (26 de septiembre de 2020): 1576. http://dx.doi.org/10.3390/electronics9101576.
Texto completoGu, Haoyu, Wei Su, Baolin Zhao, Hao Zhou y Xianxue Liu. "A Design Methodology of Digital Control System for MEMS Gyroscope Based on Multi-Objective Parameter Optimization". Micromachines 11, n.º 1 (9 de enero de 2020): 75. http://dx.doi.org/10.3390/mi11010075.
Texto completoZhang, Ling, Xuefei Yang, Zhenlong Wan, Dingxin Cao y Yingcheng Lin. "A Real-Time FPGA Implementation of Infrared and Visible Image Fusion Using Guided Filter and Saliency Detection". Sensors 22, n.º 21 (4 de noviembre de 2022): 8487. http://dx.doi.org/10.3390/s22218487.
Texto completoNikolaidis, Dimitris, Panos Groumas, Christos Kouloumentas y Hercules Avramopoulos. "Novel Benes Network Routing Algorithm and Hardware Implementation". Technologies 10, n.º 1 (25 de enero de 2022): 16. http://dx.doi.org/10.3390/technologies10010016.
Texto completoMeyer, Marius, Tobias Kenter y Christian Plessl. "Multi-FPGA Designs and Scaling of HPC Challenge Benchmarks via MPI and Circuit-Switched Inter-FPGA Networks". ACM Transactions on Reconfigurable Technology and Systems, 9 de enero de 2023. http://dx.doi.org/10.1145/3576200.
Texto completo