Artículos de revistas sobre el tema "MEMORY PORTS"
Crea una cita precisa en los estilos APA, MLA, Chicago, Harvard y otros
Consulte los 50 mejores artículos de revistas para su investigación sobre el tema "MEMORY PORTS".
Junto a cada fuente en la lista de referencias hay un botón "Agregar a la bibliografía". Pulsa este botón, y generaremos automáticamente la referencia bibliográfica para la obra elegida en el estilo de cita que necesites: APA, MLA, Harvard, Vancouver, Chicago, etc.
También puede descargar el texto completo de la publicación académica en formato pdf y leer en línea su resumen siempre que esté disponible en los metadatos.
Explore artículos de revistas sobre una amplia variedad de disciplinas y organice su bibliografía correctamente.
Townsend, Kevin R., Osama G. Attia, Phillip H. Jones y Joseph Zambreno. "A Scalable Unsegmented Multiport Memory for FPGA-Based Systems". International Journal of Reconfigurable Computing 2015 (2015): 1–12. http://dx.doi.org/10.1155/2015/826283.
Texto completoC, Chandrashekar y Dr Basavaraj I Neelgar. "Design and implementation of Dual-Port Memory". Journal of University of Shanghai for Science and Technology 23, n.º 06 (26 de junio de 2021): 1716–22. http://dx.doi.org/10.51201/jusst/21/06478.
Texto completoChen, Chien-In Henry. "Using PDM on Multiport Memory Allocation in Data Path". VLSI Design 1, n.º 3 (1 de enero de 1994): 217–32. http://dx.doi.org/10.1155/1994/62462.
Texto completoCARBALLO, DANIEL J., INMACULADA PARDINES y MARCOS SANCHEZ-ELEZ. "A RECONFIGURABLE MODULAR ARCHITECTURE TO EXPLOIT WORD-LEVEL PARALLELISM". Journal of Circuits, Systems and Computers 18, n.º 07 (noviembre de 2009): 1227–41. http://dx.doi.org/10.1142/s0218126609005630.
Texto completoRotem, Nadav y Yosi Ben Asher. "Combining static and dynamic array detection for binary synthesis with multiple memory ports". Design Automation for Embedded Systems 15, n.º 1 (30 de noviembre de 2010): 1–18. http://dx.doi.org/10.1007/s10617-010-9065-z.
Texto completoDitmar, Johan, Steve McKeever y Alex Wilson. "Area Optimisation for Field-Programmable Gate Arrays in SystemC Hardware Compilation". International Journal of Reconfigurable Computing 2008 (2008): 1–14. http://dx.doi.org/10.1155/2008/674340.
Texto completoLin, Zhiting, Honglan Zhan, Xuan Li, Chunyu Peng, Wenjuan Lu, Xiulong Wu y Junning Chen. "In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands". IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28, n.º 5 (mayo de 2020): 1316–20. http://dx.doi.org/10.1109/tvlsi.2020.2976099.
Texto completoDeng, Jiang Ming, Te Fang Chen y Shu Cheng. "MVB-Based Dynamic Supervision of Docks in Traffic Memory". Advanced Materials Research 403-408 (noviembre de 2011): 2728–31. http://dx.doi.org/10.4028/www.scientific.net/amr.403-408.2728.
Texto completoMansoursamaei, Meead, Mahmoud Moradi, Rosa G. González-Ramírez y Eduardo Lalla-Ruiz. "Machine Learning for Promoting Environmental Sustainability in Ports". Journal of Advanced Transportation 2023 (3 de marzo de 2023): 1–17. http://dx.doi.org/10.1155/2023/2144733.
Texto completoKumar, Sanjeev y Alvaro Munoz. "Comparison of Memory Assignment Schemes for Switch Architectures with Shareable Parallel Memory Modules". Journal of Electrical and Computer Engineering 2010 (2010): 1–7. http://dx.doi.org/10.1155/2010/126591.
Texto completoPriya, A. y P. Thenmozhi. "Implementation of an Efficient Design of Multi ported Memory on FPGA". International Journal of Advance Research and Innovation 7, n.º 2 (2019): 67–71. http://dx.doi.org/10.51976/ijari.721910.
Texto completoYeongkyo Seo, Xuanyao Fong, Kon-Woo Kwon y Kaushik Roy. "Spin-Hall Magnetic Random-Access Memory With Dual Read/Write Ports for On-Chip Caches". IEEE Magnetics Letters 6 (2015): 1–4. http://dx.doi.org/10.1109/lmag.2015.2422260.
Texto completoCui, Junfei, Bingchun Liu, Yan Xu y Xiaoling Guo. "Regional Collaborative Forecast of Cargo Throughput in China’s Circum-Bohai-Sea Region Based on LSTM Model". Computational Intelligence and Neuroscience 2022 (7 de julio de 2022): 1–13. http://dx.doi.org/10.1155/2022/5044926.
Texto completoKumar S., Druva y Roopa M. "Design and analysis of multiple read port techniques using bank division with XOR method for multi-ported-memory on FPGA platform". International Journal of Electrical and Computer Engineering (IJECE) 11, n.º 6 (1 de diciembre de 2021): 4785. http://dx.doi.org/10.11591/ijece.v11i6.pp4785-4793.
Texto completoDawamsyach, Fazar, Ikhwan Ruslianto y Uray Ristian. "Implementation of IPS (Intrusion Prevention System) Fail2ban on Server for DDoS and Brute Force Attacks". CESS (Journal of Computer Engineering, System and Science) 8, n.º 1 (21 de enero de 2023): 149. http://dx.doi.org/10.24114/cess.v8i1.40259.
Texto completoLin, Zhiting, Chunyu Peng y Kun Wang. "A Novel Controllable BIST Circuit for embedded SRAM". Open Electrical & Electronic Engineering Journal 10, n.º 1 (29 de enero de 2016): 1–10. http://dx.doi.org/10.2174/1874129001610010001.
Texto completoKANG, MOO-KYUNG y CHONG-MIN KYUNG. "THREE-STAGE CLOS-NETWORK SWITCH ARCHITECTURE WITH BUFFERED CENTER STAGE FOR MULTI-CLASS TRAFFIC". Journal of Circuits, Systems and Computers 15, n.º 02 (abril de 2006): 263–76. http://dx.doi.org/10.1142/s0218126606003088.
Texto completoLin, Zhiting, Zhiyong Zhu, Honglan Zhan, Chunyu Peng, Xiulong Wu, Yuan Yao, Jianchao Niu y Junning Chen. "Two-Direction In-Memory Computing Based on 10T SRAM With Horizontal and Vertical Decoupled Read Ports". IEEE Journal of Solid-State Circuits 56, n.º 9 (septiembre de 2021): 2832–44. http://dx.doi.org/10.1109/jssc.2021.3061260.
Texto completoLindenstrøm, Thomas, Joshua Woodworth, Jes Dietrich, Claus Aagaard, Peter Andersen y Else Marie Agger. "Vaccine-Induced Th17 Cells Are Maintained Long-Term Postvaccination as a Distinct and Phenotypically Stable Memory Subset". Infection and Immunity 80, n.º 10 (30 de julio de 2012): 3533–44. http://dx.doi.org/10.1128/iai.00550-12.
Texto completoSiddaraju, Druva Kumar y Roopa Munibyrappa. "Design and performance analysis of efficient hybrid mode multi-ported memory modules on FPGA platform". International Journal of Reconfigurable and Embedded Systems (IJRES) 11, n.º 2 (1 de julio de 2022): 115. http://dx.doi.org/10.11591/ijres.v11.i2.pp115-125.
Texto completoChakravarti, Ranabir. "NAKHUDAS AND NAUVITTAKAS: SHIP-OWNING MERCHANTS IN THE WEST COAST OF INDIA (C. AD 1000-1500)". Journal of the Economic and Social History of the Orient 43, n.º 1 (2000): 34–64. http://dx.doi.org/10.1163/156852000511231.
Texto completoAbbasi, Mahdi, Navid Mousavi, Milad Rafiee, Mohammad R. Khosravi y Varun G. Menon. "A CRC-Based Classifier Micro-Engine for Efficient Flow Processing in SDN-Based Internet of Things". Mobile Information Systems 2020 (18 de mayo de 2020): 1–8. http://dx.doi.org/10.1155/2020/7641073.
Texto completoJacobsen, Jørgen Gausdal, Behruz Shaker Shiran, Tormod Skauge, Kenneth Stuart Sorbie y Arne Skauge. "Qualification of New Methods for Measuring In Situ Rheology of Non-Newtonian Fluids in Porous Media". Polymers 12, n.º 2 (14 de febrero de 2020): 452. http://dx.doi.org/10.3390/polym12020452.
Texto completoYang, Cheng-Hong y Po-Yin Chang. "Forecasting the Demand for Container Throughput Using a Mixed-Precision Neural Architecture Based on CNN–LSTM". Mathematics 8, n.º 10 (15 de octubre de 2020): 1784. http://dx.doi.org/10.3390/math8101784.
Texto completoGöhringer, Diana, Michael Hübner, Etienne Nguepi Zeutebouo y Jürgen Becker. "Operating System for Runtime Reconfigurable Multiprocessor Systems". International Journal of Reconfigurable Computing 2011 (2011): 1–16. http://dx.doi.org/10.1155/2011/121353.
Texto completoGomez-Cornejo, Julen, Itxaso Aranzabal, Iraide López Ropero, Angel Javier Mazón y Aitzol Zuloaga. "A New Methodology to Manage FPGA Distributed Memory Content via Bitstream for Xilinx ZYNQ Devices". Electronics 12, n.º 1 (27 de diciembre de 2022): 102. http://dx.doi.org/10.3390/electronics12010102.
Texto completoHeselhaus, T. y T. G. Noll. "A sensing circuit for single-ended read-ports of SRAM cells with bit-line power reduction and access-time enhancement". Advances in Radio Science 9 (1 de agosto de 2011): 247–53. http://dx.doi.org/10.5194/ars-9-247-2011.
Texto completoHumphrey, Caroline y Vera Skvirskaja. "Introduction". Focaal 2014, n.º 70 (1 de diciembre de 2014): 3–11. http://dx.doi.org/10.3167/fcl.2014.700101.
Texto completoLúzio, Jorge. "The “Orient” in the “New World”: The Carreira da Índia and the Flows between Asia and Portuguese America". Asian Diasporic Visual Cultures and the Americas 2, n.º 1-2 (2 de marzo de 2016): 32–50. http://dx.doi.org/10.1163/23523085-00202006.
Texto completoLee, Eunju, Dohee Kim y Hyerim Bae. "Container Volume Prediction Using Time-Series Decomposition with a Long Short-Term Memory Models". Applied Sciences 11, n.º 19 (27 de septiembre de 2021): 8995. http://dx.doi.org/10.3390/app11198995.
Texto completoSpyrou, Evangelos D., Ioannis Tsoulos y Chrysostomos Stylios. "Applying and Comparing LSTM and ARIMA to Predict CO Levels for a Time-Series Measurements in a Port Area". Signals 3, n.º 2 (15 de abril de 2022): 235–48. http://dx.doi.org/10.3390/signals3020015.
Texto completoSeo, Yeongkyo y Kon-Woo Kwon. "High-Density 1R/1W Dual-Port Spin-Transfer Torque MRAM". Micromachines 13, n.º 12 (15 de diciembre de 2022): 2224. http://dx.doi.org/10.3390/mi13122224.
Texto completoManie, Yibeltal Chanie, Jyun-Wei Li, Peng-Chun Peng, Run-Kai Shiu, Ya-Yu Chen y Yuan-Ta Hsu. "Using a Machine Learning Algorithm Integrated with Data De-Noising Techniques to Optimize the Multipoint Sensor Network". Sensors 20, n.º 4 (16 de febrero de 2020): 1070. http://dx.doi.org/10.3390/s20041070.
Texto completoRhook, Nadia. "‘Annamese Coolies’ at Australian Ports: Charting Colonial Geographies of Emotion, and Settler Memory, from French Vietnam to New Caledonia via Interwar Australia". Australian Historical Studies 48, n.º 3 (3 de julio de 2017): 399–415. http://dx.doi.org/10.1080/1031461x.2017.1338740.
Texto completoBrown, Michael C. "Multiple System Configurations in a 32-bit Extreme Environment". Additional Conferences (Device Packaging, HiTEC, HiTEN, and CICMT) 2012, HITEC (1 de enero de 2012): 000301–6. http://dx.doi.org/10.4071/hitec-2012-tha12.
Texto completoSovinsky, John. "3D Modeling of Complex Combinations of Dies, Packages, Lead Frames, Sockets and Test Boards for Electrical, Thermal and Manufacturing Verification of Advanced Semiconductor Devices". Additional Conferences (Device Packaging, HiTEC, HiTEN, and CICMT) 2010, DPC (1 de enero de 2010): 001656–95. http://dx.doi.org/10.4071/2010dpc-wp11.
Texto completoDOROJEVETS, MIKHAIL. "ARCHITECTURE AND DESIGN OF AN 8-BIT FLUX-1 SUPERCONDUCTOR RSFQ MICROPROCESSOR". International Journal of High Speed Electronics and Systems 12, n.º 02 (junio de 2002): 521–29. http://dx.doi.org/10.1142/s0129156402001435.
Texto completoHong, Hyunsu, Hyungjin Jeon, Cheong Youn y Hyeonsoo Kim. "Incorporation of Shipping Activity Data in Recurrent Neural Networks and Long Short-Term Memory Models to Improve Air Quality Predictions around Busan Port". Atmosphere 12, n.º 9 (12 de septiembre de 2021): 1172. http://dx.doi.org/10.3390/atmos12091172.
Texto completoZou, Yu, Kazi Abu Zubair, Mazen Alwadi, Rakin Muhammad Shadab, Sanjay Gandham, Amro Awad y Mingjie Lin. "ARES: Persistently Secure Non-Volatile Memory with Processor-transparent and Hardware-friendly Integrity Verification and Metadata Recovery". ACM Transactions on Embedded Computing Systems 21, n.º 1 (31 de enero de 2022): 1–32. http://dx.doi.org/10.1145/3492735.
Texto completoSAMARIN, NIKOLAY N. "SOLUTION FOR A SOURCE CODE-LESS SOFTWARE INFORMATION SECURITY ASSESSMENT". H&ES Research 13, n.º 2 (2021): 25–34. http://dx.doi.org/10.36724/2409-5419-2021-13-2-25-34.
Texto completoWei, Chih-Chiang y Hao-Chun Chang. "Forecasting of Typhoon-Induced Wind-Wave by Using Convolutional Deep Learning on Fused Data of Remote Sensing and Ground Measurements". Sensors 21, n.º 15 (2 de agosto de 2021): 5234. http://dx.doi.org/10.3390/s21155234.
Texto completoHorst, Nicole K. y Mark Laubach. "Working with memory: evidence for a role for the medial prefrontal cortex in performance monitoring during spatial delayed alternation". Journal of Neurophysiology 108, n.º 12 (15 de diciembre de 2012): 3276–88. http://dx.doi.org/10.1152/jn.01192.2011.
Texto completoMarcus, Lloyde George y Innocent-George Nora. "Development of a general purpose First-In-First-Out (FIFO) core". i-manager's Journal on Circuits and Systems 10, n.º 1 (2022): 1. http://dx.doi.org/10.26634/jcir.10.1.18663.
Texto completoArapu, Valentin. "Plague – ”The Turkish disease”: a traditional Romanian perception (historical, theological, ethnological and epidemiological aspects)". Journal of Ethnology and Culturology 30 (diciembre de 2021): 5–10. http://dx.doi.org/10.52603/rec.2021.30.01.
Texto completoCAPPELLO, FRANCK, PIERRE FRAIGNIAUD, BERNARD MANS y ARNOLD L. ROSENBERG. "AN ALGORITHMIC MODEL FOR HETEROGENEOUS HYPER-CLUSTERS: RATIONALE AND EXPERIENCE". International Journal of Foundations of Computer Science 16, n.º 02 (abril de 2005): 195–215. http://dx.doi.org/10.1142/s0129054105002942.
Texto completoNamgung, Ho y Joo-Sung Kim. "Regional Collision Risk Prediction System at a Collision Area Considering Spatial Pattern". Journal of Marine Science and Engineering 9, n.º 12 (2 de diciembre de 2021): 1365. http://dx.doi.org/10.3390/jmse9121365.
Texto completoKISH, LASZLO B. y OLIVIER SAIDI. "UNCONDITIONALLY SECURE COMPUTERS, ALGORITHMS AND HARDWARE, SUCH AS MEMORIES, PROCESSORS, KEYBOARDS, FLASH AND HARD DRIVES". Fluctuation and Noise Letters 08, n.º 02 (junio de 2008): L95—L98. http://dx.doi.org/10.1142/s0219477508004362.
Texto completoShaik, Cheman. "Detection of Forgery and Fabrication in Passports and Visas using Cryptography and QR Codes". Advanced Computing: An International Journal 12, n.º 1 (31 de enero de 2021): 1–11. http://dx.doi.org/10.5121/acij.2021.12101.
Texto completoMalliri, A., K. Siountri, E. Skondras, D. D. Vergados y C. N. Anagnostopoulos. "THE ENHANCEMENT OF UNDERWATER CULTURAL HERITAGE ASSETS USING AUGMENTED REALITY (AR)". ISPRS - International Archives of the Photogrammetry, Remote Sensing and Spatial Information Sciences XLII-2/W10 (17 de abril de 2019): 119–25. http://dx.doi.org/10.5194/isprs-archives-xlii-2-w10-119-2019.
Texto completo., Shambhavi. "Router1x3 Protocol Design Implementation and Verification with Virtual Cut through Mechanism for Network on Chip (NoC)". International Journal for Research in Applied Science and Engineering Technology 9, n.º VII (10 de julio de 2021): 16–24. http://dx.doi.org/10.22214/ijraset.2021.36226.
Texto completo