Tesis sobre el tema "Irregular Design"
Crea una cita precisa en los estilos APA, MLA, Chicago, Harvard y otros
Consulte los 47 mejores tesis para su investigación sobre el tema "Irregular Design".
Junto a cada fuente en la lista de referencias hay un botón "Agregar a la bibliografía". Pulsa este botón, y generaremos automáticamente la referencia bibliográfica para la obra elegida en el estilo de cita que necesites: APA, MLA, Harvard, Vancouver, Chicago, etc.
También puede descargar el texto completo de la publicación académica en formato pdf y leer en línea su resumen siempre que esté disponible en los metadatos.
Explore tesis sobre una amplia variedad de disciplinas y organice su bibliografía correctamente.
LUSTOSA, MAURO QUILES DE OLIVEIRA. "IRREGULAR REPEAT ACCUMULATE CODES: DESIGN AND EVALUATION". PONTIFÍCIA UNIVERSIDADE CATÓLICA DO RIO DE JANEIRO, 2009. http://www.maxwell.vrac.puc-rio.br/Busca_etds.php?strSecao=resultado&nrSeq=32617@1.
Texto completoCONSELHO NACIONAL DE DESENVOLVIMENTO CIENTÍFICO E TECNOLÓGICO
Os códigos IRA (Irregular Repeat-Accumulate) são uma classe de códigos criada com o objetivo de permitir codificação em tempo linear garantindo comunicação robusta a taxas próximas à capacidade do canal. Eles foram introduzidas por Jin, Khandekar and McEliece em 2000. O artigo no qual foram apresentados provou que os códigos IRA alcançavam a capacidade do canal de apagamento e mostravam desempenho cmparável ao dos códigos Turbo no canal AWGN (Additive White Gaussian Noise). Os desenvolvimentos teóricos por trás dos códigos IRA vieram da busca pelos primeiros códigos LDPC (Low Density Parity Check), ou códigos em grafos, que atingiriam a capacidade do canal AWGN. Os códigos LDPC - propostos originalmente por Robert Gallager em 1963 - se tornaram objeto de grande interesse nas últimas décadas após um longo período de ostracismo desde sua concepção, desenvolvendo seu potencial para codificação de canal em aplicações tão diversas quanto comunicações por satélite, redes sem fio e streaming via IP, bem como codificação distribuída de fonte. O objetivo desta dissertação é a avaliação dos códigos IRA e os efeitos de diferentes métodos de construção de grafos em seu desempenho. O uso das muitas variações do algoritmo PEG (Progressive Edge-Growth) foi testado em simulações no canal AWGN.
Irregular Repeat-Accumulate codes are motivated by the challenge of providing a class of codes that use linear-time encoding and decoding while communicating reliably at rates close to channel capacity. They were introduced by Hui Jin, Khandekar and McEliece in 2000, their article proves that IRA codes achieve channel capacity for the binary erasure channel and exhibit remarkably good performance on the AWGN channel. The theoretical developments supporting IRA codes stem from the efforts ar the development of capacity achieving Low-Density Parity-Check codes. LDPC codes were first proposed by Robert Gallager in 1963 and became the subject of intense research during the past decade after being dormant for a long period since its conception. Efforts by many researchers have developed its potential for channel coding in applications as diverse as satellite communications, wireless networks and streaming over IP, as well as studies on its usage in Distributed Source Coding. The goal of this dissertation is the evaluation of IRA codes and the effects of different graph construction methods in its performance. The use of the many variations of the Progressive Edge-Growth algorithm with IRA codes was tested in simulations on the AWGN channel.
Das, Satrajit. "Seismic Design of Vertically Irregular Reinforced Concrete Structures". NCSU, 2000. http://www.lib.ncsu.edu/theses/available/etd-20000820-165307.
Texto completoSeismic building codes, such as the Uniform Building Code (UBC) do not allow the equivalent lateral force (ELF) procedure to be used for structures with vertical irregularities. The UBC defines a structure to be irregular based on the ratio of magnitudes of either strength, stiffness, mass, setback or offset of one floor to that of an adjacent floor. The criteria defining the limits of irregularity are somewhat arbitrary, but are introduced in the code to provide unambiguous, enforceable provisions. The purpose of this study is to quantify the definition of irregular structures for four different vertical irregularities - stiffness, strength, mass and nonstructural masonry infills. A total of 87 building structures with interstory stiffness and strength ratios ranging from 0.09 to 1.89 and 0.27 to 1.07, respectively, and mass ratios of 1.0, 2.5, and 5.0 are considered for a detailed parametric study. The lateral force resisting systems (LFRS) considered are special moment resisting frames and shear walls. These LFRS's are designed based on the forces obtained from the equivalent lateral force procedure. An ELF) analysis. Finally, nonlinear dynamic analysis is performed in order to assess the seismic performance of these buildings. The results show that the restrictions on the applicability of the equivalent lateral force procedure are unnecessarily conservative for irregular structures. Most structures considered in this study, designed on the basis of the ELF approach, perform reasonably well. In some cases, however, there is an initiation of an undesirable collapse mechanism. It is recommended that capacity based criteria in the design phase be appropriately used in the vicinity of the irregularity in order to ensure desired performance and behavior.
Rios, Erick E. (Erick Eladio) 1978. "Welding fixture design for irregular profile metal bellows". Thesis, Massachusetts Institute of Technology, 2000. http://hdl.handle.net/1721.1/9049.
Texto completoIncludes bibliographical references (leaf 23).
A general design is presented that can be used to weld Metal bellows of any shape. The bellows are made of thin stainless diaphragms welded together. Currently there is no established method for welding non-circular bellows that is both low cost and reliable. This thesis addresses some of the issues with the current welding systems providing solutions to each in a integrated design. The new concepts can be implemented with minor modifications to a whole range of bellow sizes and shapes.
by Erick E. Rios.
S.B.
Merzougui, T. "Design of digital controllers for irregular linear multivariable plants". Thesis, University of Salford, 1995. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.308206.
Texto completoAmarnath, Avinash. "A Self-Configurable Architecture on an Irregular Reconfigurable Fabric". PDXScholar, 2011. https://pdxscholar.library.pdx.edu/open_access_etds/634.
Texto completoXie, Huizhi. "Some contributions to latin hypercube design, irregular region smoothing and uncertainty quantification". Diss., Georgia Institute of Technology, 2012. http://hdl.handle.net/1853/44770.
Texto completoBardak, Erinc Deniz. "Design And Performance Of Capacity Approaching Irregular Low-density Parity-check Codes". Master's thesis, METU, 2009. http://etd.lib.metu.edu.tr/upload/12611084/index.pdf.
Texto completo2/3/13&rsquo
since it has some variable nodes of degree 2 and 13 in addition to the majority of degree-3 nodes. The observed performance is found to be very close to that of the capacity approaching commercial codes. Time spent for decoding 50,000 codewords of length 1800 at Eb/No=1.6 dB for an irregular 2/3/13 code is measured to be 19% less than that of the regular (3, 6) code, mainly because of the smaller number of decoding failures.
Wu, Ruizhe. "Performance-Driven Communication Architecture Design in Irregular, Overlaid and Hybrid Mesh Wireless NoC". Thesis, University of Louisiana at Lafayette, 2014. http://pqdtopen.proquest.com/#viewpdf?dispub=3622964.
Texto completoWith the scaling of silicon technology, multi-processor Systems-on-Chip (MPSoC) are moving towards many-core structures with distributed architecture where a number of processing cores with memory are interconnected by a high-speed on chip communication network to support advanced computing trends such as tera scale computing. Due to the stringent performance and power limitation, the state-of-the-art shared bus and point-to-point connections have been shown unable to supply nano scale MPSoCs (where hundreds or even thousands of cores are embedded) with both sufficient bandwidth and low latency. Network-on-Chips (NoCs) are emerging as an alternative communication platform for complex MPSoCs. In this work, we presents three novel WiNoC architectures based on UWB technology. We provide comprehensive designs, which includes Medium Access Control layer, Network layer, and modeling scheme. The implementation includes the lossless MAC, deadlock free routing algorithm, and unique simulator. Our work does not just include the pure WiNoC but also hybrid architecture. The results provides new architecture directions for wireless network on chip.
Young, Kelly Christine. "An Investigation of the Fundamental Period of Vibration of Irregular Steel Structures". The Ohio State University, 2011. http://rave.ohiolink.edu/etdc/view?acc_num=osu1316473829.
Texto completoMontoya, Coronado Luis Alberto. "A direct performance based seismic design method for irregular structures : applications to concrete structures". Doctoral thesis, Universitat Politècnica de Catalunya, 2016. http://hdl.handle.net/10803/404337.
Texto completoDesigning structures to achieve a specified performance state has gained importance on seismic design practice. Currently, several methodologies have been proposed in order to take into account for inelastic behaviour of the structure in design phases. In that sense, a performance limit state can be provided that controls damage and strength demand. However, most of these methods involve iterative process that depends, in some cases, on the experience of the designer. Otherwise, many are based on the concept of equivalent single degree of freedom system, which is, only adequate for regular structures. In this Thesis, a direct performance based seismic design methodology for irregular structure with damage control is proposed. This method is based on the superposition of two elastic spectral analyses. One strength of the method is the selection of the local distribution damage regions (by mean of plastic hinges), intentionally chosen by designer. The distribution of hinges defines the zones where damage is allowed and the desired failure mechanism in the design. A damage parameter (α) is defined to control the damage intensity in the plastic hinges and the non-structural damage through allowable displacement or drifts. This coefficient is also used for the superposition of the two elastic solutions. In this way. It is possible to estimate the evolution of the non-linear response as this parameter varies, the adequate value ofα for target performance can be easily selected. A series of case studies examples are developed on 2D and 3D irregular systems, both in plan and height. Moreover, the effects of higher modes of vibrations is highlighted on the design process, making possible to account for them in the final design. The method is validated through non-linear analyses, by means of incremental static analysis (pushover) and step-by-step time-history analysis. The results presented show good accuracy when predicting local damage, ductility and strength demand in design phases. Moreover, the methodology was used as an assessment method as well, applied to a numerical example and a pseudo-dynamic test on a full-scale prototype. It was demonstrated, in both cases, the importance of the effect of higher vibration modes. In these cases, it was evidenced that, the current provisions to achieve the “strong column–weak beam” capacity criterion may not be adequate in a general basis. The proposed method allows a more general way to obtain the overstrength factor for columns, which may be different in different stories.
Ozyildiran, Guler. "The Effects Of Turkish Disaster Regulations On Architectural Design". Master's thesis, METU, 2007. http://etd.lib.metu.edu.tr/upload/3/12609194/index.pdf.
Texto completoTurkish Disaster Regulations&rsquo
on architectural design. Although the preliminary aim of Turkish disaster regulations is to provide knowledge for designers and builders to control structural and constructional system of buildings that can resist disasters in the pre-disaster period, these regulations can create some restrictions for architects in their design process. Following an analytical examinations of Turkish disaster regulations that have been developed continuously after different disaster experiences for years from an architectural view, the focus will be given to the 2007 disaster regulation called &lsquo
Specification for Buildings to be Built in Earthquake Areas&rsquo
in order to evaluate critically the limitations of those regulations for architects in their design process. Furthermore, seven types of irregular buildings that are mentioned in 2007 disaster regulation will be examined and discussed in detail.
Alves, Andressa Schneider. "Algoritmos para o encaixe de moldes com formato irregular em tecidos listrados". reponame:Biblioteca Digital de Teses e Dissertações da UFRGS, 2016. http://hdl.handle.net/10183/142744.
Texto completoThis thesis proposes the solution for the packing problem of patterns on striped fabric in clothing industry. The patterns are pieces with irregular form that should be placed on raw material which is, in this case, the fabric. This fabric is cut after packing. In the specific problem of packing on striped fabric, the position that patterns are put in the fabric should ensure that, after the clothing sewing, the stripes should present continuity. Thus, the theoretical foundation of this project includes subjects about fashion and clothing design, such as types and rapports of striped fabric, and the possibilities of rotation and the correct place to put the patterns on striped fabric. In the theoretical foundation, there are also subjects about research in combinatorial optimization as: characteristics about bi-dimensional packing and cutting problems and algorithms used for several authors to solve the problem. In addition, the Markov Chain Monte Carlo method and the Metropolis-Hastings algorithm are described at end of theoretical foundation. Based on the bibliographic research, two different algorithms for the packing problem with striped fabric are proposed: algorithm with pre-processing step and algorithm of searching the best packing using the Metropolis-Hastings algorithm. Both algorithms are implemented in the Striped Riscare software, which is a continuity of Riscare software for clear fabrics developed in the Masters degree of the author. Both algorithms performances are tested with six literature benchmark problems and a new problem called “male shirt” is proposed here. The benchmark problems of literature were iniatially proposed for clear raw material and the male shirt problem, specifically for striped fabrics. Between the two developed algorithms, the algorithm of searching the best packing has shown better results with better efficiencies of the fabric usage for all the problems tested. When compared to the best results published in the literature for clear raw material, the algorithm of searching the best packing has shown packings with lower efficiencies. However, it showed results higher than recommended for the specific literature of fashion design for patterned fabrics.
Abdul-Rahman, Alias. "The design and implementation of a two and three-dimensional triangular irregular network based GIS". Thesis, University of Glasgow, 2000. http://theses.gla.ac.uk/4069/.
Texto completoAydogdu, Ibrahim. "Optimum Design Of 3-d Irregular Steel Frames Using Ant Colony Optimization And Harmony Search Algorithms". Phd thesis, METU, 2010. http://etd.lib.metu.edu.tr/upload/12612285/index.pdf.
Texto completoDe, Resende Ricardo CapuÌcio. "Design of a novel punch planter capable of producing equidistant seed spacing of irregular shaped seeds". Thesis, Cranfield University, 2002. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.269519.
Texto completoGottardi, Giorgio. "Novel design concepts for unconventional antenna array architecutres in next generation communications systems". Doctoral thesis, Università degli studi di Trento, 2019. http://hdl.handle.net/11572/243338.
Texto completoJerrelind, Jenny. "Design and Control of Products Including Parts with Impacts". Doctoral thesis, KTH, Farkost- och flygteknik, 2004. http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-3734.
Texto completoQC 20100621
Bochi, Thaís Caetano. "Corredores fluviais urbanos : percepção ambiental e desenho urbano". reponame:Biblioteca Digital de Teses e Dissertações da UFRGS, 2013. http://hdl.handle.net/10183/95382.
Texto completoRiver environmental degradation related to water quality and urban area due to the uncontrolled city’s development is discussed in this work. In Brazil, most urban rivers and streams are piped due to the usage as a part of the sewage system. This scenario worsen when there is irregular occupations around water supply sources. Moreover, the absence of water and sewer drainage and services increases inundation numbers harming cities environmentally and socially. However, river revitalization is an action performed with the purpose to repair negative impacts of undue usage of river corridors. Thus, this study aimed to contribute in the knowledge of subjects related to public management, infrastructure, structure, usage, and aesthetics in stream revitalization of irregular occupation areas. It was chosen the Riacho Doce micro watershed as the studied area, part of Arroio Dilúvio watershed, at Porto Alegre. The methodology used in this work is based on the Environment-Behavior area of study, and it aimed to evaluate attitudes and behaviors of inhabitants from this micro watershed over physical-spatial characteristics. It was used models and draws simulations to facilitate the understanding for the enquired population around the proposed evaluations in this work. Results revealed that inhabitants desires the revitalization of river corridors even that streams from Vila Pinto has a severe environmental degradation linked to a negative appearance. Analysis of inhabitant’s environmental perception showed that stream remediation and infrastructure provision are recommended as well as other important actions. Thus, the supply of leisure spaces around the waterfront, construction of trails for pedestrians and bicycle riders apart from roads, build a contact zones with water in green area, construction of shadow areas with different degrees of sun incidence are some actions strongly recommended to promote seasonal usage and river landscape aesthetic in the studied region.
Gunn, Kpoti Mawutodzi. "Developing Strategies For Year-Round Spray Irrigation of Wastewater Effluent in Ohio". The Ohio State University, 2010. http://rave.ohiolink.edu/etdc/view?acc_num=osu1262207613.
Texto completoCarvalho, Silvia Maria de Góes. "Produção do espaço público em assentamentos irregulares: casos na Guarapiranga". Universidade Presbiteriana Mackenzie, 2008. http://tede.mackenzie.br/jspui/handle/tede/2628.
Texto completoInstituto Presbiteriano Mackenzie
The present work is about the actions makes in the process of producing the urban space for public and collective use in irregular settlings through case studies in the region of the Guarapiranga basin in São Paulo City, Brazil. The occupations around the Basin were followed by urbanization provided by the Program for Ambient Sanitation of the Guarapiranga Basin. Shantytowns, clandestine land divisions and all other ways of irregular occupations settled there are and keep being object of urban interventions. This interventions of urban qualification were executed all the basic infra structure if must characterize the life in the city, including generate actions of the spaces of public use. Those spaces directed to leisure, sports practicing and to the ways of social meeting were built in order to increase the feeling of inclusion among inhabitants of that City. The study had its beginning among the conception of public space and also among its elements and its ways of production, followed by a survey and analysis about the situations of intervention in irregular settlings. Thus, the ways of producing the public urban space in irregular settlings were surveyed in cases of groups taken care by the Program Guarapiranga. In this approach was search reflect about the probability ways of urban spaces qualification already configured wasn t agree of the existing urban standard and urban rules.
O presente trabalho aborda ações realizadas no processo de produção do espaço urbano de uso público e coletivo em assentamentos irregulares, com o estudo de casos na região da Bacia do Guarapiranga, no município de São Paulo. As ocupações no entorno da Bacia do Guarapiranga receberam, através do Programa de Saneamento Ambiental da Bacia do Guarapiranga, intervenções no sentido de realizar a sua urbanização. Favelas, loteamentos clandestinos e todas as formas de ocupações irregulares ali instaladas foram e continuam sendo objeto de intervenções urbanas. Estas intervenções de qualificação urbana executaram, além de toda a infra-estrutura básica que deve caracterizar a vida na cidade, incluindo ações de geração dos espaços de uso público. Estes espaços destinados a lazer, ao esporte e às formas de encontro social foram produzidos com o intuito de propiciar aos moradores a inserção social e o sentimento de inclusão na cidade em que habitam. O estudo teve seu início no entendimento do significado espaço público, de seus elementos e dos modos de sua produção; seguido dos levantamentos e análises das situações de intervenção em alguns destes assentamentos irregulares. Dentro desta abordagem procurou-se refletir sobre os possíveis modos de qualificação de espaços urbanos já configurados em desacordo com os padrões e normas urbanísticas existentes.
Griesing-Scheiwe, Fritjof. "Irregularly Sampled Data in the Design of a Soft Sensor System: Some Preliminary Results". Master's thesis, Pontificia Universidad Católica del Perú, 2018. http://tesis.pucp.edu.pe/repositorio/handle/123456789/13295.
Texto completoTesis
Larson, Christopher Whitford. "The Design and Construction of a 20" x 20" Mach 2.0 Blowdown Wind Tunnel to Characterize the Lift and Drag of Irregularly Shaped Fragments". Thesis, Virginia Tech, 2011. http://hdl.handle.net/10919/76968.
Texto completoMaster of Science
Sener, Goker. "Analysis And Design Of Microstrip Patch Antennas With Arbitrary Slot Shapes". Phd thesis, METU, 2011. http://etd.lib.metu.edu.tr/upload/12613161/index.pdf.
Texto completos function corresponding to the cavity. For the MNM analysis of patches with irregular shapes such as slotted structures, the segmentation/desegmentation methods are utilized since the Green&rsquo
s function expressions are available only for regularly shaped cavities. To speed up the analysis and to develop a design procedure, vector Pade approximation is used in order to approximate the antenna impedance matrix as a rational function of two polynomials. When the approximation is performed with respect to frequency, the roots of the polynomial at the denominator provides the resonant frequencies of the antenna. The design algorithm is applicable when the approximation variable is changed to one of the dimensions of the patch that need to be optimized. Because for this case, the roots of the denominator polynomial correspond to optimum dimensions of the antenna where it resonates.
Yue, Yang. "The Development of a Thermodynamic Model for Antisense RNA Design and an Electro-transformation Protocol to Introduce Auxotrophic Genes for Enhancing Eicosapentaenoic Acid Yield from Pythium irregulare". Thesis, Virginia Tech, 2011. http://hdl.handle.net/10919/46263.
Texto completoMaster of Science
Liu, Kuang-Chih y 劉廣治. "Memory Hierarchy Design for Irregular Data Accesses". Thesis, 1998. http://ndltd.ncl.edu.tw/handle/36992891136943325855.
Texto completo國立清華大學
資訊工程學系
86
In the past the design philosophy for memory hierarchy was mainly based onrules of catching data locality for reducing memory latency. This thoughtmakes cache design preferring applications with regular data accesses.However, there are some kind of applications which were lose of locality,which we referred to irregular applications. For irregularapplications, for example, using too longer cache line might not meet thedata locality but cause extra overhead, such as transferring useless dataelements, or causing false sharing effects, etc. Thus, from the aspectof locality analysis, memory hierarchy design for irregular data accessesshould be investigated. We firstly study the memory hierarchy design bysectored caches in reducing false sharing misses on bus-basedmultiprocessors. In a sectored cache, each cache line is divided intoseveral subblocks. A subblock is a basic coherence unit. When false sharingoccurs, the involved cache line needs not be invalidated or transferred, aslong as the corresponding subblocks are kept coherent. To facilitate thestudy, we extend the conventional MESI protocol to sectored caches anddefine a performance metric called the degree of false sharingreduction to quantify the false sharing reduction on such caches. Wesimulated the execution of typical benchmarks, FFT, LU, Radix, SORBYR and SORBYC, on sectored caches. Evaluationresults show that our scheme can effectively reduce about 30% to 80% falsesharing misses and avoid useless coherence operations. On the other hand, wemeasure the effectiveness of different bounteous transfer schemes. Bounteous transfer is a scheme in sectored caches in which a subblock holdersupplies extra subblocks after transferring the missed subblock on a readmiss. We also investigate the effectiveness of three different types ofbounteous transfers: bounteous transfer with valid subblocks (BT-V),bounteous transfer with clean subblocks (BT-C), and bounteous transferdisabled (No-BT). Two metrics U-rate and R-rate are proposedto help observe the sharing granularities and coherence overhead moreprecisely. Evaluation results show that different benchmarks work betterwith different kinds of bounteous transfers and using bounteous transfercarelessly may result in performance degradation. Furthermore, another partof this dissertation we focus on data dependence detecting schemes forirregular data accesses. This topic is about run-time parallelizationtechniques using multiprocessor memory hierarchy. Run-time parallelizationis a technique for solving problems whose data access patterns are difficultto analyze at compile time. We propose a worker-checker framework toclassify different run-time parallelization schemes. Under the framework,operations performed during run-time parallelization are classified looselyinto a worker and a checker. Different schemes are then cast into theframework based on the relative execution order of their worker and checker.From the framework, we identified several new run-time parallelizationmethods. We examine the implementation of one such method derived fromspeculative parallelization. The implementation is based on the idea ofembedding hardware checkers inside either in sectored caches or memorycontrollers. We will present the design of the hardware checker and evaluatethe effectiveness of the design on run-time parallelizing DOALL and DOACROSSloops.
Way, cha-ching y 魏嘉慶. "Structure analysis and design of irregular high rise building". Thesis, 1996. http://ndltd.ncl.edu.tw/handle/58723024732860053123.
Texto completo淡江大學
土木工程學系
84
In recent years, there are more and more high rise buildings on constsuction when cities are becoming populated in Taiwan.For some reasons such as variousutiluty functions and good-looking shape..., the structure characteristics of these high buildings are usually irregular. To get a reasonable and safe design, the structural engineer should make more efforts and take more time to analyze the irregular buildings than with regular ones. Unfortunally, the fact in Taiwan is that a designer seldom analyze the structure of buildings with the correct procedure, because they do not have enough money, time and design experiences.It will cause the buildings unsafe.In this paper, we discuss the structure analysis and member design with a careful and complete procedure used in structure engineering.It is hoped that the conclusion would be helpful to the practiced enigeening.There are three main viewpoints discussed in this paper :1. To get reasonable modelling methods and more accurate results by comparing different models for structures and fundamental simulation.2. To show how we design member with ductility criteria correctly in the earthquake in Taiwan by way of illustration.3. To discuss the analysis of Mat fundation, Ground beam and strut cut high rise buildings.
Chen, Jin-Tu y 陳金土. "The optimal design of parameters of Irregular plastic pieces". Thesis, 2011. http://ndltd.ncl.edu.tw/handle/btghyj.
Texto completo國立虎尾科技大學
創意工程與精密科技研究所在職專班
99
This study aimed at the research of irregular pieces of plastic injection molding. In addition to the design of injection parameters, it mainly takes flow of balance and cooling system for the injection mold. In analysis of flow balance, because the plastic pieces are large, irregular and different thickness, workpiece mechanical was the nature of distortion properties likely due to the effects of thermal stress. The study are the parameters of gates and cooling system, packing pressure and injection molding conditions
Chou, Chien-Lung y 周建龍. "Structural Analysis and Design of Irregular High Rise Steel Building". Thesis, 1999. http://ndltd.ncl.edu.tw/handle/23336940436112601479.
Texto completo淡江大學
土木工程學系
87
Since land cost in city is expensive today owing to the population concentration in the urban area, more high-rise buildings are developed recently. In order to reduce the weight of structure and the construction period, those buildings higher than 20 stories are usually built by steel structure. Moreover, with the characteristics of high safety, construction convenience and well development of construction and design related regulations, the high-rise buildings thereby turn out to be the main trend currently. In general, the analysis and the design of irregular structure are more difficult since they always embody complicated characteristics. The main purpose of this paper is to investigate those characteristics and to analyze the main and sub-building structures of these irregular high-rise buildings by following those methods applied traditionally by engineers. The framework of this study is as below: (1)introduce the classifications of structure systems and their layout restrictions, and check the layout, height-to-width ratio and foundation depth of example structure, (2)develop the ETABS model, and execute quasi-static and spectrum analysis according to the building code, and check the lateral story drift and rigidity ratio due to seismic and wind loading, (3) design the beam, column, brace, and connections of semi-rigid moment resistant frame (SMRF) and eccentrically braced frame for the buildings, (4)design the beam and column of reinforced concrete (RC) and steel reinforced concrete (SRC) for the underground structures, (5)propose the reasonable design procedures after comparing the natural frequencies, story shear, and member forces of different types of modeling such as brace, rigidity ratio, secondary moment, rigidity zone reduction or flexible diaphragm.
Chiu, Tsou-Han y 邱奏翰. "A Highly Parallel Design for Irregular LDPC Decoding on GPGPUs". Thesis, 2013. http://ndltd.ncl.edu.tw/handle/23161218789127345606.
Texto completo國立交通大學
電子工程學系 電子研究所
102
The complex decoding scheme and dynamic execution behavior of LDPC decoding necessitate a powerful yet flexible computation platform to attain high performance. GPGPUs are many-core throughput processors that enable massive parallel computing and superior performance enhancement. However, the GPGPU performance is usually confined by the insufficient data bandwidth to support the demand from enormous processing cores. This paper focuses on designing a high performance LDPC decoding on modern GPGPUs. A novel data management for the conventional node-based LDPC design scheme is proposed and demonstrated better performance enhancement. This paper further introduces an innovative edge-based design scheme that facilitates easier data layout and enables efficient memory accesses when compared with the conventional node-based designs. By comprehensively exploring the design concerns and trade-offs from these two parallelism schemes, this paper proposes complete design solutions for each scheme and has demonstrated significant performance enhancement. The experiments on the Tesla C2050 GPGPU have demonstrated up to 126.47x runtime improvement, when compared with an LDPC decoder on a high-end CPU. The maximum throughput can reach 111.43 Mbps.
Chang, Hsin-Yu y 張馨予. "Irregular Bumps Design Planning for Modern Ball Grid Array Packages". Thesis, 2018. http://ndltd.ncl.edu.tw/handle/jpvr56.
Texto completo國立交通大學
電子研究所
107
In modern flip-chip packages, bumps are often placed irregularly due to different design needs. It costs a great amount of time and manual effort to generate substrate routing from bumps through vias to package balls. Moreover, any single model in prior works could not be simultaneously applied between bumps, vias and balls. In this work, we propose a hybrid flow network model to formulate the 2-layer substrate routing problem on irregular package structure. We present a new bump model that can handle irregular bump plans. With our methodology, signal assignment on vias and balls, and substrate routing on two layers can be obtained at the same time. We also present an iterative optimization technique to improve wire congestion. Our results show that the proposed method completes via and ball assignment efficiently, and obtain 100% routability and an average wirelength improvement of 16.45%, compared with manual design in real industrial cases.
Shieh, Shin-Lin y 謝欣霖. "Design of Irregular Low-Density Parity-Check Codes for Internet Transmission". Thesis, 2001. http://ndltd.ncl.edu.tw/handle/58191016940375669390.
Texto completo國立清華大學
電機工程學系
89
Recently, packet loss has become a more and more serious problem in various Internet applications. In many real-time transmission or multicast, it is not suitable to request retransmission of the unreceived data since the delay is unacceptable. Furthermore, many standard error-correction codes, for example the Reed-Solomon code, are not suitable because the encoding and decoding complexity is not feasible for high bandwidth applications. In this thesis, we design a special irregular low-density parity check codes to overcome this problem. This code is designed to be a very fast linear-time error-correction code transmitted just below channel capacity. Like other irregular low-density parity-check codes designed for Internet transmission proposed previously, the structure of this code contains many bipartite graphs with careful chosen degree sequences. But unlike other codes based on random graph, the construction of each bipartite graph is not purely random, and we introduce a method to connect the nodes on each side of the bipartite graph in order to make the cycle length as large as possible. We strongly believe that by increasing the cycle length of the graph especially for nodes with low degree, the performance will be very good. We also provide some evaluation methods and simulation results in different kinds of situations to show that our design outperforms the original ones.
Wu, Chi-Rey y 吳啟瑞. "Design and Implementation of A Multithread Communication Library with Irregular Distribution". Thesis, 2001. http://ndltd.ncl.edu.tw/handle/02523148831027390375.
Texto completo國立中正大學
資訊工程研究所
89
This thesis reports the design and implementation of a multithread communication library to facilitate parallel programming on a cluster of symmetric multiprocessors.Efficient support for irregular communication is important for a communication library.This thesis investigates two ways of improving efficiency of irregular communication.We first introduce a software cache mechanism to avoid reduplicate data communication.We then introduce the irregular data distribution mechanism to increase data locality and reduce data communication.Our preliminary performance evaluation shows positive results for our design and implementation.
Wu, Chia-Ming y 吳家名. "Design and Implementation of the Routing Switch for Irregular Interconnection Networks". Thesis, 2000. http://ndltd.ncl.edu.tw/handle/35665457620421892098.
Texto completo國立東華大學
資訊工程學系
88
Parallel computer architectures are attractive when scalar architectures with the required performance are unavailable or have poor cost-to-performance ratios. Various interconnection networks have been proposed to connect a large number of processors and memory modules for parallel computer architectures. Scalable networks such as meshes and tori provide parallel computer architectures with higher bandwidth as the number of computing nodes increases, unlike the shared bus used in symmetric computing nodes. Interconnection networks with properties of low latency and high performance are suitable for workstation clusters. An interconnection network can be constructed in different topologies. Typically, interconnection networks with regular topologies are less scalable for workstation clusters than those with irregular topologies. There have been many deadlock-free routing algorithms developed for regular networks, but it is relatively difficult to solve deadlock problems for irregular networks. In this thesis, we present a design for a routing switch for irregular networks. Furthermore, we implement the design in a VLSI chip. The proposed switch can be used to build high-performance parallel/distributed systems. The design supports packet switching communications with cut-through routing. Our design employs a previous routing algorithm, called TRAIN (Tree-based Routing Architecture for Irregular Networks), for irregular networks. The routing algorithm is deadlock-free and requires no routing tables in the switches. The algorithm uses an arithmetic method to decide the next node in the routing path. Our design uses an efficient circuit to implement distance calculation, since distance calculation circuit is a major component of the switch performance. Our research has shown that a routing switch based on the TRAIN architecture is feasible, and it can be efficiently implemented in a VLSI chip.
Liu, Wen-Yuen y 劉文元. "A Study of Facilities Layout Design in Plant of Irregular Shape". Thesis, 2008. http://ndltd.ncl.edu.tw/handle/72986384075849066341.
Texto completo國立屏東科技大學
工業管理系所
96
In recent years, enterprises always reinforce the portions of production process, human resource and marketing to reach the reduction of the cost and increase of the profit in the competitive environment. Facilities layout is the first problem that enterprise will meet. As the time changes, early facilities layout problems focus on equal area of departments, but recent researches turn to problems of unequal area of departments and irregular shape of departments gradually. In this research, facilities layout will focus on irregular shape of the plant, and set total material handing cost as the objective function. This research uses three cases of space filling curves in order to analyze the irregular shape facilities layouts. The result unveil the result that the total material handing cost of case2(X-oscillatory) and case3(Y-oscillatory) is lower than case1(XY-oscillatory) by 13.7%.
Ko, Ming-Cheng. "Algorithms and Automated Material Handling Systems Design for Stacking 3D Irregular Stone Pieces". Thesis, 2010. http://hdl.handle.net/1969.1/ETD-TAMU-2010-08-8338.
Texto completoHuang, Yi-Ling y 黃譯霖. "Design and Implementation of a Reconfigurable Algorithmic Router for Irregular On-Chip Networks". Thesis, 2014. http://ndltd.ncl.edu.tw/handle/69k495.
Texto completo國立東華大學
資訊工程學系
102
With the rapid development of semiconductor technology, more and more transistors can be accommodated in a single chip. Therefore, system-on-chip(SoC)design is employed to integrate various functions into a single chip. As SoC requires more and more functionalities, more and more intellectual properties(IP) cores are integrated in a single chip. As the system size grows in complexity, the on-chip interconnection has become a critical issue due to problems such as noise, power dissipation, and layout difficultly. Thus the network-on-chip(NoC)architecture has been proposed to solve the on-chip communication problem for large-scale SoC design. It is possible the NoC topology becomes irregular because of wafer defect or various-size IPs within the on-chip network. In this thesis, we design and implement an NoC router for the irregular network. The routing algorithm of our router is based on our proposed tree-based routing architecture for irregular networks(TRAIN). Our design employs the reconfigurable algorithmic router architecture, which provides two kinds of flow control to choose. It can adapt to the irregular network environment provides great flexibility. We have implemented our router as an IP using TSMC 90ns technology. The results show that our design is feasible and provides good cost performance.
Ma, Emma y 馬憶菁. "A Study on the Design and Effect of English Irregular Verbs Puzzle Game". Thesis, 2013. http://ndltd.ncl.edu.tw/handle/73639387526762410375.
Texto completo文藻外語大學
外語文教事業發展研究所
102
This study was a design-based research. The purpose of this study intended to apply the analysis, design, development, implementation, and evaluation of the five phases of ADDIE systematic instructional design model to develop a set of irregular verbs puzzle games. The designed games aimed to facilitate junior high school students’ concept of English irregular verbs. The researcher implemented this English irregular verbs puzzle games to investigate if the designed games ignited any effects on students’ learning responses and learning outcomes. The findings indicated as the follows: 1. The researcher could apply the ADDIE systematic instructional design model to develope a set of English irregular verbs puzzle games for junior high school students. 2. After implementing the designed English irregular puzzle game, the result of the study by using paired t-test to analyze, it found that the participants had significantly higher scores in the post-test than the pre-test (t(91)=-10.53;p=.000***), and had significantly higher scores in the retention test one month later than the pre-test(t(91)=-8.50;p=.000***) which mean this set of puzzle games could improve students performance in the areas of English irregular verbs. 3. Students presented positive learning staisfactions, and their interest in learning and motivation were increase as well. Finally, some conclusions and suggestions were made for future learning material design and study.
王證凱. "Gait Design and Experimant of a Bionic Quadruped Robot Walking on Irregular Terrain". Thesis, 2006. http://ndltd.ncl.edu.tw/handle/10896861067505842055.
Texto completoLiou, Fang-Bin y 劉芳賓. "Design of an Algorithmic Router for 3D On-Chip Networks with Irregular Topologies". Thesis, 2015. http://ndltd.ncl.edu.tw/handle/17425631705985214402.
Texto completo國立東華大學
資訊工程學系
103
With rapid advance of IC technology and computer system design, chip design is more and more complex. Nowadays, we can put tens or even hundreds of silicon intellectual property (IP) cores in a single chip as system-on-chip (SoC). However, with the physical restriction of chips, Moore Law is no longer applicable in the near future. Hence, 3D chips have been proposed to overcome the problems. With 3D chips, the interconnect between IP cores is even more challenging than 2D chips. Recently, network-on-chip (NoC) architectures have been proposed for the interconnection framework in SoCs. The on-chip networks for 2D and 3D chips can potentially provide a high-performance, low-cost, and robust interconnection system for such complex SoCs. This thesis proposes the design and implementation of a router for 3D on-chip networks. Our router can be associated with each IP core and used each tile in NoC. Such design can be employed in on-chip networks with regular mesh topology or even irregular mech topology. Our routing design, called the elevator-based TRAIN (EBT), is a modified routing scheme of our previously proposed TRAIN, and can be used for efficient routing in 3D NoCs with over-size IP cores. The EBT is deadlock-free and reqires no routing table in the routing switch. It provides high-performance and low-cost on-chip communication for 3D chips. We have implemented our router as an IP core using TSMC 90ns technology. The results show that our design is feasible and provides good cost performance.
Hung, Jia-Yi y 洪甲一. "Design and Evaluation of Adaptive Tree-Based Shortcut Routing for Irregular On-Chip Networks". Thesis, 2015. http://ndltd.ncl.edu.tw/handle/39708653322641045661.
Texto completo國立東華大學
資訊工程學系
103
With rapid advance of semiconductor technology, a single chip can contains more and more transistors. To exploit these transistors, tens or even hundreds of functional units can be put in a single chip. With the library of re-usable hardware components and an efficient architecture for interconnection, system-on-chip (SoC) design has been proposed. However, conventional dedicated wiring or shared bus architecture cannot provide an effective interconnect for such large-scale SoCs. To solve the problem, network-on-chip (NoC) architectures have been proposed. We have previously proposed a routing algorithm, called TRAIN (Tree-based Routing Architecture for Irregular Networks), for irregular mesh topologies. We applied our design in the on-chip network with irregular mesh topologies with over-size IP cores. However, in our previous work, the routing algorithm is deterministic. In this thesis, we modified the routing algorithm and incorporate adaptive routing in our router. We can adaptively adjust the routing decision based on the traffic information to avoid traffic congestion. In our simulation, we employ BookSim 2.0, a detailed and cycle-accurate simulator for NoC. We evaluate our adaptive routing design, based on throughput and network latency, and compare with other deterministic algorithms. The simulation results indicate that our design can achieve good network performance with little extra complexity in the router design.
Elkhazin, Akrum. "Space-time Coded Modulation Design in Slow Fading". Thesis, 2009. http://hdl.handle.net/1807/19320.
Texto completoSolomon, Steven. "Parallel algorithm design and implementation of regular/irregular problems: an in-depth performance study on graphics processing units". 2012. http://hdl.handle.net/1993/5098.
Texto completoLicari, Federica. "Causal inference in irregular designs with intermediate variables and multivariate outcomes and the external validity of RCT results". Doctoral thesis, 2020. https://hdl.handle.net/2158/1288739.
Texto completoMin-RuLiu y 劉旻儒. "Experimental Design for Physiologic and Pathologic Characterization of Organic Bodies-Based upon the Symptoms of Irregular Heartbeats, Slippery Pulse and Mitral Valve Prolapse of Human Patients". Thesis, 2012. http://ndltd.ncl.edu.tw/handle/22568871704026126376.
Texto completoTabish, Muhammad. "Machine Vision Control Algorithm Design for Industrial Palletizing Robo Machines to Increase the Dynamic Stability by Real-Time Image Processing". Thesis, 2020. https://vuir.vu.edu.au/41808/.
Texto completoLin, Yung-Chia y 林永嘉. "Compilers for VLIW DSP Architectures with Distributed and Irregular Designs". Thesis, 2007. http://ndltd.ncl.edu.tw/handle/57626100213633979560.
Texto completo國立清華大學
資訊工程學系
95
VLIW architectures have already been the main-stream design for a modern high-end processor in recent years to support more instruction-level-parallelism (ILP) and potential performance than the traditional single-issue CISC/RISC machines. Due to the advances in VLSI technology, people nowadays could develop more powerful and faster chips than ever, but also get additional issues to be considered while designing a new VLIW processor: complexity, die size, and power dissipation. For the embedded-system market, a successful processor design not only requires to provide ample performance but features low-power consumption, low cost, and reduced time-to-market. Therefore, some popular, fancy and sophisticated design techniques to enhance the performance of a general-purpose VLIW processor may not be feasible for an embedded processor that also demands a high performance criterion. Wide varieties of register file architectures and irregular designs --- developed for embedded processors --- have turned to aim at reducing the complexity, power dissipation, and die size these years, by contrast with the traditional architectures implemented by high-performance processors. There has been considerable interest in developing the techniques to effectively support the code generation and optimizations for such architectures with irregular designs because the compiler is generally regarded as the most important system-software component that supports a processor design to achieve success. It is also essential to have adequate compiler support for VLIW architectures so that the programming efficiency could be dramatically improved. This dissertation has made contributions to the design and development of an effective compiler for a novel VLIW DSP with irregular designs. The target DSP architecture, known as the PAC DSP core, is designed with distinctively partitioned register files in which port access is highly restricted. Moreover, the PAC DSP utilizes a heterogeneous distributed data-path architecture to attain an efficient design with low complexity, small size, and the possible low power consumption. We believe that the PAC DSP employs a promising architecture model to pragmatically support the high parallelism demanded by the DSP applications but reduce the disadvantageous progress of chip complexity, die size, and power dissipation. Our experiences in designing the compiler support for the PAC DSP may also be of interest to those involved in developing compilers for the similar architectures with such irregular designs. Our major contributions in this dissertation are as follows: 1. We present our application of the Open64/ORC infrastructure to a novel VLIW DSP and the specific design for handling its register file architecture. As part of an effort to overcome the new challenges of code generation for the PAC DSP, we have developed a new register allocation framework and other retargeting optimization phases that allow the effective generation of %support in generating high quality code. 2. We propose a novel heuristic algorithm, named ping-pong aware local favorable (PALF) register allocation, to obtain advantageous register allocation that is expected to better utilize irregular register file architectures. We also propose an alternate register allocation scheme using a simulated-annealing (SA) approach, and a hybrid optimization procedure to integrate the PALF and SA. Furthermore, an associated global register allocation strategy is presented and discussed. 3. Advanced subjects to support generating optimized code for PAC DSP architectures are also discussed in this dissertation and preliminarily developed in our compilation infrastructure. The results of all experiments performed using our optimizing compiler based on the Open Research Compiler (Open64/ORC), showed significant performance improvement over the primitive code generation. Our preliminary experimental results also indicate that our developed compiler can efficiently utilize the features of the specific register file architectures and irregular designs in the PAC DSP.
Gomes, Evan. "The impact of the city on human perception". 2016. http://hdl.handle.net/1993/31764.
Texto completoOctober 2016