Bibliografías temáticas / Gate array circuits

Literatura académica sobre el tema "Gate array circuits"

Autor: Grafiati
Publicado: 4 de junio de 2021
Última modificación: 26 de enero de 2023

Crea una cita precisa en los estilos APA, MLA, Chicago, Harvard y otros

Elija tipo de fuente:

Índice

Consulte las listas temáticas de artículos, libros, tesis, actas de conferencias y otras fuentes académicas sobre el tema "Gate array circuits".

Junto a cada fuente en la lista de referencias hay un botón "Agregar a la bibliografía". Pulsa este botón, y generaremos automáticamente la referencia bibliográfica para la obra elegida en el estilo de cita que necesites: APA, MLA, Harvard, Vancouver, Chicago, etc.

También puede descargar el texto completo de la publicación académica en formato pdf y leer en línea su resumen siempre que esté disponible en los metadatos.

Artículos de revistas sobre el tema "Gate array circuits"

1

Abraitis, Vidas y Žydrūnas Tamoševičius. "Transition Test Patterns Generation for BIST Implemented in ASIC and FPGA". Solid State Phenomena 144 (septiembre de 2008): 214–19. http://dx.doi.org/10.4028/www.scientific.net/ssp.144.214.

Texto completo
Resumen
Transition delay testing of sequential circuits in a clocked environment is analyzed. There are presented two test pattern generator methods for built in self testing of the circuit implemented as Application Specific Integrated Circuit (ASIC) and Field Programmable Gate Array (FPGA) of Virtex family. Cellular automaton and Linear Feedback Shift Register (LFSR) structures are used for test sequence generation. The circuits are tested as the black boxes under Transition fault model. Experimental results of the test pattern generation methods are presented and analyzed. Results compared with exhaustive test of transition faults for ASICs and programmable integrated circuits with given configuration.
Los estilos APA, Harvard, Vancouver, ISO, etc.
2

Mowafy, Aya Nabeel. "Asynchronous Circuits Design Using a Field Programmable Gate Array". International Journal for Research in Applied Science and Engineering Technology 6, n.º 4 (30 de abril de 2018): 2423–32. http://dx.doi.org/10.22214/ijraset.2018.4412.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
3

Mohammadi, Hossein y Keivan Navi. "Energy-Efficient Single-Layer QCA Logical Circuits Based on a Novel XOR Gate". Journal of Circuits, Systems and Computers 27, n.º 14 (23 de agosto de 2018): 1850216. http://dx.doi.org/10.1142/s021812661850216x.

Texto completo
Resumen
Quantum-dot Cellular Automata (QCA) as a nanoscale transistor-less device technology offers distinguishing advantages over the limitations of CMOS circuits. This nanoelectronic is based on the mapping of binary logic in the two excess electrons configuration within a four-dot cell. In this paper, we propose a new ultra-low energy and low-complexity two-input XOR gate which can be employed as a basic component in designing a wide range of QCA logical circuits. For performance evaluation of the presented design in a large array of QCA structures, even parity generator circuit with different lengths up to 32 bits as well as LFSR circuit are designed and analyzed as instances of logical circuits. The simulation results reveal that our proposed designs have significant improvements in contrast to counterparts from hardware implementation requirements and energy consumption aspects. QCADesigner tool is utilized to evaluate functional correctness of the proposed circuits and power dissipation is evaluated using QCAPro simulator as an accurate power estimator tool.
Los estilos APA, Harvard, Vancouver, ISO, etc.
4

Sato, Ryoichi, Yuta Kodera, Md Arshad Ali, Takuya Kusaka, Yasuyuki Nogami y Robert H. Morelos-Zaragoza. "Consideration for Affects of an XOR in a Random Number Generator Using Ring Oscillators". Entropy 23, n.º 9 (5 de septiembre de 2021): 1168. http://dx.doi.org/10.3390/e23091168.

Texto completo
Resumen
A cloud service to offer entropy has been paid much attention to. As one of the entropy sources, a physical random number generator is used as a true random number generator, relying on its irreproducibility. This paper focuses on a physical random number generator using a field-programmable gate array as an entropy source by employing ring oscillator circuits as a representative true random number generator. This paper investigates the effects of an XOR gate in the oscillation circuit by observing the output signal period. It aims to reveal the relationship between inputs and the output through the XOR gate in the target generator. The authors conduct two experiments to consider the relevance. It is confirmed that combining two ring oscillators with an XOR gate increases the complexity of the output cycle. In addition, verification using state transitions showed that the probability of the state transitions was evenly distributed by increasing the number of ring oscillator circuits.
Los estilos APA, Harvard, Vancouver, ISO, etc.
5

Kuboki, S., I. Masuda, T. Hayashi y S. Torii. "A 4K CMOS gate array with automatically generated test circuits". IEEE Journal of Solid-State Circuits 20, n.º 5 (octubre de 1985): 1018–24. http://dx.doi.org/10.1109/jssc.1985.1052430.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
6

AKELLA, KAPILAN MAHESWARAN VENKATESH. "PGA-STC: programmable gate array for implementing self-timed circuits". International Journal of Electronics 84, n.º 3 (marzo de 1998): 255–67. http://dx.doi.org/10.1080/002072198134823.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
7

Murtaza, Ali Faisal y Hadeed Ahmed Sher. "A Reconfiguration Circuit to Boost the Output Power of a Partially Shaded PV String". Energies 16, n.º 2 (4 de enero de 2023): 622. http://dx.doi.org/10.3390/en16020622.

Texto completo
Resumen
An optical isolator circuit is developed to detect and dynamically relocate the photovoltaic (PV) module under partial shading. The suggested system control structure operates in two modes. Mode 1 governs the system at global maxima (GM) by tracing the power-voltage (PV) curve. Mode 2 detects and separates all the bypassed modules from a PV string/array by means of a decentralized control and stores its power in the battery. Simulations are performed on different shading patterns to verify the efficacy of the suggested system. The results showcase that the averaged harnessed power using the proposed circuit is 25.26% more than the total cross-tied (TCT) and series-parallel (SP) array configurations. The proposed circuit does not require complex gate driver circuits and large switch counts. The circuit is scalable and can be implemented on an “N × N” array.
Los estilos APA, Harvard, Vancouver, ISO, etc.
8

Jaafar, Anuar, Norhayati Soin, Sharifah F. Wan Muhamad Hatta, Sani Irwan Salim y Zahriladha Zakaria. "Multipoint Detection Technique with the Best Clock Signal Closed-Loop Feedback to Prolong FPGA Performance". Applied Sciences 11, n.º 14 (12 de julio de 2021): 6417. http://dx.doi.org/10.3390/app11146417.

Texto completo
Resumen
The degradation effect of a field-programmable gate array becomes a significant issue due to the high density of logic circuits inside the field-programmable gate array. The degradation effect occurs because of the rapid technology scaling process of the field-programmable gate array while sustaining its performance. One parameter that causes the degradation effect is the delay occurrence caused by the hot carrier injection and negative bias temperature instability. As such, this research proposed a multipoint detection technique that detects the delay occurrence caused by the hot carrier injection and negative bias temperature instability degradation effects. The multipoint detection technique also assisted in signaling the aging effect on the field-programmable gate array caused by the delay occurrence. The multipoint detection technique was also integrated with a method to optimize the performance of the field-programmable gate array via an automatic clock correction scheme, which could provide the best clock signal for prolonging the field-programmable gate array performance that degraded due to the degradation effect. The delay degradation effect ranged from 0° to 360° phase shifts that happened in the field-programmable gate array as an input feeder into the multipoint detection technique. With the ability to provide closed-loop feedback, the proposed multipoint detection technique offered the best clock signal to prolong the field-programmable gate array performance. The results obtained using the multipoint detection technique could detect the remaining lifetime of the field-programmable gate array and propose the best possible signal to prolong the field-programmable gate array’s performance. The validation showed that the multipoint detection technique could prolong the performance of the degraded field-programmable gate array by 13.89%. With the improvement shown using the multipoint detection technique, it was shown that compensating for the degradation effect of the field-programmable gate array with the best clock signal prolonged the performances.
Los estilos APA, Harvard, Vancouver, ISO, etc.
9

Cherepacha, Don y David Lewis. "DP-FPGA: An FPGA Architecture Optimized for Datapaths". VLSI Design 4, n.º 4 (1 de enero de 1996): 329–43. http://dx.doi.org/10.1155/1996/95942.

Texto completo
Resumen
This paper presents a new Field-Programmable Gate Array (FPGA) architecture which reduces the density gap between FPGAs and Mask-Programmed Gate Arrays (MPGAs) for datapath oriented circuits. This is primarily achieved by operating on data as a number of identically programmed four-bit slices. The interconnection network incorporates distinct sets of resources for routing control and data signals. These features reduce circuit area by sharing programming bits among four-bit slices, reducing the total number of storage cells required.This paper discusses the requirements of logic blocks and routing structures that can be used to implement typical circuits containing a number of regularly structured datapaths of various sizes, as well as a small number of irregularities. It proposes a specific set of logic block architectures and analyzes it empirically. Experimental results show that the block with the smallest estimated area contains the following features: a lookup table with four read ports, a dedicated carry chain using a bidirectional four-bit carry skip circuit, a four-bit register with enable and direct input capabilities, and four three-state buffers. Further estimates of implementation area predict that the area of a design's datapath can be reduced by a factor of approximately two compared to a conventional FPGA through the use of programming bit sharing.
Los estilos APA, Harvard, Vancouver, ISO, etc.
10

Reaungepattanawiwat, Chalermpol y Yutthana Kanthaphayao. "Voltage Multiplier Circuits with Coupled-Inductor Applied to a High Step-Up DC-DC Converter". Applied Mechanics and Materials 781 (agosto de 2015): 418–21. http://dx.doi.org/10.4028/www.scientific.net/amm.781.418.

Texto completo
Resumen
This paper presents a high voltage gain of a DC-DC converter. The proposed system consists of voltage multiplier circuits and a coupled inductor of a boost DC-DC converter. The input voltage of the voltage multiplier circuit is the induced voltage of inductor at a boost DC-DC converter. The field programmable gate array (FGPA) is used for generating the control signal of the proposed system. To verify the proposed circuit, an experiment was conducted from the prototype circuit. The proposed circuit can step-up the voltage with high voltage gain. Moreover, the voltage across the switch is very low.
Los estilos APA, Harvard, Vancouver, ISO, etc.
Más fuentes

Tesis sobre el tema "Gate array circuits"

1

Sharma, Akshay. "Place and route techniques for FPGA architecture advancement /". Thesis, Connect to this title online; UW restricted, 2005. http://hdl.handle.net/1773/6108.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
2

Baweja, Gunjeetsingh. "Gate level coverage of a behavioral test generator". Thesis, This resource online, 1993. http://scholar.lib.vt.edu/theses/available/etd-11102009-020104/.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
3

Tan, Zhou. "Design of a Reconfigurable Pulsed Quad-Cell for Cellular-Automata-Based Conformal Computing". Thesis, North Dakota State University, 2011. https://hdl.handle.net/10365/29176.

Texto completo
Resumen
This paper presents the design of a reconfigurable asynchronous unit, called the pulsed quad-cell (PQ-cell), for conformal computing. The conformal computing vision is to create computational materials that can conform to the physical and computational needs of an application. PQ-cells, like cellular automata, are assembled into arrays with nearest neighbor communication and are capable of general computation. They operate asynchronously to minimize power consumption and to allow sealing without the limitations imposed by a global clock. Cell operations are stimulated by pulses which use two wires to encode a data bit. Cells are individually reconfirgurable to perform logic, move and store information, and coordinate parallel activity. The PQ-cell design targets a 0.25 ?m CMOS technology. Simulation results show that a PQ-cell, when pulsed at 1.3 GHz, consumes 16.9 pJ per operation. Examples of self-timed multi-cell structures include a 98 MHz ring oscillator and a 385 MHz pipeline.
Los estilos APA, Harvard, Vancouver, ISO, etc.
4

Hu, Jhy-Fang 1961. "AUTOMATIC HARDWARE COMPILER FOR THE CMOS GATE ARRAY". Thesis, The University of Arizona, 1986. http://hdl.handle.net/10150/276948.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
5

Balog, Michael Rosen Warren A. "The automated compilation of comprehensive hardware design search spaces of algorithmic-based implementations for FPGA design exploration /". Philadelphia, Pa. : Drexel University, 2007. http://hdl.handle.net/1860/1770.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
6

Hall, Tyson Stuart. "Field-Programmable Analog Arrays: A Floating-Gate Approach". Diss., Available online, Georgia Institute of Technology, 2004:, 2004. http://etd.gatech.edu/theses/available/etd-07122004-124607/unrestricted/hall%5Ftyson%5Fs%5F200407%5Fphd.pdf.

Texto completo
Resumen
Thesis (Ph. D.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2005. Directed by David Anderson.
Prvulovic, Milos, Committee Member ; Citrin, David, Committee Member ; Lanterman, Aaron, Committee Member ; Yalamanchili, Sudhakar, Committee Member ; Hasler, Paul, Committee Member ; Anderson, David, Committee Chair. Includes bibliographical references.
Los estilos APA, Harvard, Vancouver, ISO, etc.
7

Qi, Wen-jie. "Study on high-k dielectrics as alternative gate insulators for 0.1[mu] and beyond ULSI applications /". Digital version accessible at:, 2000. http://wwwlib.umi.com/cr/utexas/main.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
8

Mao, Yu-lung. "Novel high-K gate dielectric engineering and thermal stability of critical interface /". Digital version accessible at:, 1999. http://wwwlib.umi.com/cr/utexas/main.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
9

Lee, Jian-hung. "Strontium titanate thin films for ULSI memory and gate dielectric applications /". Digital version accessible at:, 2000. http://wwwlib.umi.com/cr/utexas/main.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
10

Kucic, Matthew R. "Analog programmable filters using floating-gate arrays". Thesis, Georgia Institute of Technology, 2000. http://hdl.handle.net/1853/13755.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
Más fuentes

Libros sobre el tema "Gate array circuits"

1

1955-, Trimberger Stephen, ed. Field-programmable gate array technology. Boston: Kluwer Academic Publishers, 1994.

Buscar texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
2

W, Read John, ed. Gate arrays: Design and applications. London: Collins, 1985.

Buscar texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
3

Inc, Xilinx. The programmable gate array data book. San Jose, Calif: XILINX, Inc., 1988.

Buscar texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
4

Hollis, Ernest E. Design of VLSI gate array ICs. Englewood Cliffs, NJ: Prentice-Hall, 1987.

Buscar texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
5

ACM, International Symposium on Field-Programmable Gate Arrays (7th 1999 Monterey Calif ). FPGA '99: ACM/SIGDA International Symposium on Field Programmable Gate Arrays. New York, NY: ACM Press, 1999.

Buscar texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
6

ACM International Symposium on Field-Programmable Gate Arrays (14th 2006 Monterey, Calif.). FPGA 2006: Fourteenth ACM/SIGDA International Symposium on Field-Programmable Gate Arrays : Hyatt Regency Monterey, Monterey, California, USA, February 22-24, 2006. New York: Association for Computing Machinery, 2006.

Buscar texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
7

ACM International Symposium on Field-Programmable Gate Arrays (8th 2000 Monterey, Calif.). FPGA '00: ACM/SIGDA International Symposium on Field Programmable Gate Arrays. New York, N.Y: Association for Computing Machinery, 2000.

Buscar texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
8

ACM, International Symposium on Field-Programmable Gate Arrays (3rd 1995 Monterey Calif ). FPGA '95: 1995 ACM Third International Sympsosium on Field-Programmable Gate Arrays : February 12-14, 1995, Monterey Marriott, Monterey, California, USA. New York, N.Y: ACM Press, 1995.

Buscar texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
9

ACM International Symposium on Field-Programmable Gate Arrays (15th 2007 Monterey, Calif.). FPGA 2007: Fifteenth ACM/SIGDA International Symposium on Field-Programmable Gate Arrays : Monterey Beach Resort, Monterey, California, USA, February 18-20, 2007. New York: Association for Computing Machinery, 2007.

Buscar texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
10

ACM International Symposium on Field-Programmable Gate Arrays (10th 2002 Monterey, Calif.). FPGA 2002: Tenth ACM International Symposium on Field-Programmable Gate Arrays, Monterey, California, USA : February 24-26, 2002. New York, N.Y: ACM Press, 2002.

Buscar texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
Más fuentes

Capítulos de libros sobre el tema "Gate array circuits"

1

Sanchez, Eduardo. "Field programmable gate array (FPGA) circuits". En Towards Evolvable Hardware, 1–18. Berlin, Heidelberg: Springer Berlin Heidelberg, 1996. http://dx.doi.org/10.1007/3-540-61093-6_1.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
2

Babu, Hafiz Md Hasan. "Place and Route Algorithm for Field Programmable Gate Array". En VLSI Circuits and Embedded Systems, 207–12. Boca Raton: CRC Press, 2022. http://dx.doi.org/10.1201/9781003269182-20.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
3

Babu, Hafiz Md Hasan. "BCD Adder Using a LUT-Based Field Programmable Gate Array". En VLSI Circuits and Embedded Systems, 287–98. Boca Raton: CRC Press, 2022. http://dx.doi.org/10.1201/9781003269182-23.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
4

Murray, Alan F. y H. Martin Reekie. "The GATEWAY Gate Array Design Exercise". En Integrated Circuit Design, 119–45. New York, NY: Springer New York, 1987. http://dx.doi.org/10.1007/978-1-4899-6675-9_8.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
5

Murray, Alan F. y H. Martin Reekie. "The GATEWAY Gate Array Design Exercise". En Integrated Circuit Design, 119–45. London: Macmillan Education UK, 1987. http://dx.doi.org/10.1007/978-1-349-18758-4_8.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
6

Pau, L. F. "Inspection of Integrated Circuits and Gate Arrays". En Computer Vision for Electronics Manufacturing, 61–86. Boston, MA: Springer US, 1990. http://dx.doi.org/10.1007/978-1-4613-0507-1_5.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
7

Watanabe, Takahiro y Minoru Watanabe. "Triple Module Redundancy of a Laser Array Driver Circuit for Optically Reconfigurable Gate Arrays". En Lecture Notes in Computer Science, 163–73. Berlin, Heidelberg: Springer Berlin Heidelberg, 2012. http://dx.doi.org/10.1007/978-3-642-28365-9_14.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
8

Trainor, D. W. y R. F. Woods. "Architectural synthesis and efficient circuit implementation for field programmable gate arrays". En Lecture Notes in Computer Science, 116–25. Berlin, Heidelberg: Springer Berlin Heidelberg, 1996. http://dx.doi.org/10.1007/3-540-61730-2_12.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
9

Ramalingam, Suresh, Henley Liu, Myongseob Kim, Boon Ang, Woon-Seong Kwon, Tom Lee, Susan Wu et al. "A New Class of High-Capacity, Resource-Rich Field-Programmable Gate Arrays Enabled by Three- Dimensional Integration Chip-Stacked Silicon Interconnect Technology". En 3D Integration in VLSI Circuits, 41–69. Boca Raton, FL : CRC Press/Taylor & Francis Group, 2018. |: CRC Press, 2018. http://dx.doi.org/10.1201/9781315200699-3.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
10

Valdés, M. D., M. J. Moure, L. Rodríguez y A. del Río. "Interactive practical teaching of digital circuits design by means of Field Programmable Gate Arrays". En Computer Aided Learning and Instruction in Science and Engineering, 408–14. Berlin, Heidelberg: Springer Berlin Heidelberg, 1996. http://dx.doi.org/10.1007/bfb0022632.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.

Actas de conferencias sobre el tema "Gate array circuits"

1

Larkins, B., S. Canaga, G. Lee, B. Terrell y I. Deyhimy. "13000 gate ECL compatible GaAs gate array". En 1989 Proceedings of the IEEE Custom Integrated Circuits Conference. IEEE, 1989. http://dx.doi.org/10.1109/cicc.1989.56764.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
2

Gallia, J., A. Yee, I. Wang, K. Chau, H. Davis, S. Swamy, T. Sridhar et al. "A 100 K gate sub-micron BiCMOS gate array". En 1989 Proceedings of the IEEE Custom Integrated Circuits Conference. IEEE, 1989. http://dx.doi.org/10.1109/cicc.1989.56717.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
3

Takechi, Yamagiwa, Okabe, Arai, Maejima, Zurita, Hara, Takahashi y Ikuzaki. "A 630k Transistor Cmos Gate Array". En 1988 IEEE International Solid-State Circuits Conference. IEEE, 1988. http://dx.doi.org/10.1109/isscc.1988.663629.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
4

EI-Ajat, El Gamal, Guo, Chang, Hamdy, McCollum y Mohsen. "A Cmos Electrically Configurable Gate Array". En 1988 IEEE International Solid-State Circuits Conference. IEEE, 1988. http://dx.doi.org/10.1109/isscc.1988.663633.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
5

Krestinskaya, Olga, Akshay Kumar Maan y Alex Pappachen James. "Programmable Memristive Threshold Logic Gate Array". En 2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS). IEEE, 2018. http://dx.doi.org/10.1109/apccas.2018.8605646.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
6

Kotani, S., A. Inoue y S. Hasuo. "A 7.6 K-gate Josephson macrocell array". En Digest of Technical Papers., 1990 Symposium on VLSI Circuits. IEEE, 1990. http://dx.doi.org/10.1109/vlsic.1990.111099.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
7

Morita, H. y M. Watanabe. "MEMS optically differential reconfigurable gate array". En 2009 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC 2009). IEEE, 2009. http://dx.doi.org/10.1109/edssc.2009.5394174.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
8

Nakajima, Mao y Minoru Watanabe. "A 100-context optically reconfigurable gate array". En 2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010. IEEE, 2010. http://dx.doi.org/10.1109/iscas.2010.5536965.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
9

Notomi, S., T. Kondo, Y. Watanabe, M. Kosugi, S. Hanyu, M. Suzuki, A. Kaneko, T. Mimura y M. Abe. "A 45k HEMT Gate Array With 35ps DCFL And 50ps BDCFL Gates". En 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. IEEE, 1991. http://dx.doi.org/10.1109/isscc.1991.689105.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
10

Yordanov, Rumen, Irena Yordanova y Juriy Ivanov. "Automated design system for gate array-based CMOS integrated circuits". En 2012 35th International Spring Seminar on Electronics Technology (ISSE). IEEE, 2012. http://dx.doi.org/10.1109/isse.2012.6273150.

Texto completo
Los estilos APA, Harvard, Vancouver, ISO, etc.
También puede estar interesado en las bibliografías ampliadas sobre el tema "Gate array circuits" para tipos de fuentes particulares:
Artículos de revistas Tesis Libros
Ofrecemos descuentos en todos los planes premium para autores cuyas obras están incluidas en selecciones literarias temáticas. ¡Contáctenos para obtener un código promocional único!

Pasar a la bibliografía