Tesis sobre el tema "Electronic board design"
Crea una cita precisa en los estilos APA, MLA, Chicago, Harvard y otros
Consulte los 44 mejores tesis para su investigación sobre el tema "Electronic board design".
Junto a cada fuente en la lista de referencias hay un botón "Agregar a la bibliografía". Pulsa este botón, y generaremos automáticamente la referencia bibliográfica para la obra elegida en el estilo de cita que necesites: APA, MLA, Harvard, Vancouver, Chicago, etc.
También puede descargar el texto completo de la publicación académica en formato pdf y leer en línea su resumen siempre que esté disponible en los metadatos.
Explore tesis sobre una amplia variedad de disciplinas y organice su bibliografía correctamente.
McCalib, David Jr. "Design method of a modular electronic printed circuit board testing system". Thesis, Massachusetts Institute of Technology, 2013. http://hdl.handle.net/1721.1/85790.
Texto completoCataloged from PDF version of thesis.
Includes bibliographical references (pages 52-54).
The failure rate of the printed circuit board electronic testing process is higher than acceptable at a Lenze Americas factory. This thesis will understand the root causes of failure, and use system engineering methods to decide what course of action should be taken. A Tradespace analysis is used to help decompose some of the complexity into a visualization that simplifies the decision process. The Tradespace analysis suggests that more utility can be achieved by upgrading the design of existing test fixtures versus purchasing off of the shelf solutions. The second phase will identify a design concept, offer specific design solutions, and finally a fully designed system that is capable of improving the performance of the test fixtures in electronic board test area by 50%. The system is then upgradable with in-line conveyors to run autonomously decoupling the operator from the process.
by David McCalib, Jr.
M. Eng. in Manufacturing
Andersson, Peter. "Design of a channel board used in an electronic warfare target simulator". Thesis, Linköping University, Department of Electrical Engineering, 2006. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-7529.
Texto completoA channel board was designed for a DRFM circuit. The DRFM is implemented in a Virtex-4 FPGA from Xilinx. In the future a similar channel board is intended to be used for target echo generation in ELSI which is an electronic warfare simulator at Saab Bofors Dynamics in Linköping.
Besides the DRFM circuit the channel board consists of analog-to-digital converters, digital-to-analog converters, Ethernet plug-in board with a microcontroller, voltage regulators, FPGA configuration memory, voltage amplifiers, current amplifiers, oscillator, buffers/drivers and bus transceivers. The sample rate is 200 MHz and LVDS signalling standard is used between the DRFM circuit and the converters.
The channel board has a JTAG interface which enables in-system programming of the FPGA. This implies that the DRFM can easily be redesigned. An external computer can manage the channel board via Ethernet. Software was developed for the microcontroller on the channel board and for the external computer. The function of the channel board is heavily dependent on the DRFM circuit.
The channel board design resulted in the assembly of a prototype circuit board. Measurements were performed in a lab and the channel board was approved to be integrated in ELSI for further tests.
Shina, Sammy G. "A design quality and cost model for printed circuit board assembly /". Thesis, Connect to Dissertations & Theses @ Tufts University, 1998.
Buscar texto completoAdviser: Anil Saigal. Submitted to the Dept. of Mechanical Engineering. Includes bibliographical references. Access restricted to members of the Tufts University community. Also available via the World Wide Web;
Alalait, Suliman. "The design and implementation of a video compression development board". Thesis, Stellenbosch : University of Stellenbosch, 2011. http://hdl.handle.net/10019.1/6547.
Texto completoThis thesis describes the design and implementation of a video compression development board as a standalone embedded system. The board can capture images, encode them and stream out a video to a destination over a wireless link. This project was done to allow users to test and develop video compression encoders that are designed for UAV applications. The board was designed to use an ADSP-BF533 Blackfin DSP from Analog Devices with the purpose of encoding images, which were captured by a camera module and then streamed out a video through a WiFi module. Moreover, an FPGA that has an interface to a logic analyzer, the DSP, the camera and the WiFi module, was added to accommodate other future uses, and to allow for the debugging of the board. The board was tested by loading a H.264 BP/MP encoder from Analog Devices to the DSP, where the DSP was integrated with the camera and the WiFi module. The test was successful and the board was able to encode a 2 MegaPixel picture at about 2 frames per second with a data rate of 186 Kbps. However, as the frame rate was only 2 frames per second, the video was somewhat jerky. It was found that the encoding time is a system limitation and that it has to be improved in order to increase the frame rate. A proposed solution involves dividing the captured picture into smaller segments and encoding each segment in parallel. Thereafter, the segments can be packed and streamed out. Further performance issues about the proposed structure are presented in the thesis.
Chen, Ruijun. "Fixturing analysis and synthesis for flexible circuit board assembly". Diss., Georgia Institute of Technology, 2003. http://hdl.handle.net/1853/17866.
Texto completoBrownlee, Kellee Renee. "Evaluation of low stress dielectrics for board applications". Thesis, Georgia Institute of Technology, 2002. http://hdl.handle.net/1853/20040.
Texto completoArn, Krissa Elizabeth 1980. "Design of a non-contact vibration measurement and analysis system for electronic board testing". Thesis, Massachusetts Institute of Technology, 2004. http://hdl.handle.net/1721.1/18070.
Texto completoIncludes bibliographical references (p. 107).
Traditional vibration measurement methods involve placing accelerometers at discrete locations on a test object. In cases where the test specimen is small in mass, the addition of these measurement transducers can alter its dynamic behavior and lead to erroneous test data. In this thesis a Non-Contact Vibration Measurement and Analysis System has been designed, built, and tested for electronic board testing. Through a product design process, all feasible methods were considered and three optically based concepts were explored: holographic interferometry, area scaling, and displacement sensor grid. Through concept testing and analysis, the displacement sensor grid method was chosen for the design. The final system incorporates four laser displacement sensors with a vertical scrolling mechanism that attaches to the vibration table's side rails. This manual scanning system provides a quick, low cost method for capturing multiple points on the test object during vibration testing. The MATLAB based software package acquires the raw sensor output and processes it with a five step analysis program. With this software, an 8x4 grid of electronic board displacements were easily transformed into a movie showing the board displacing through its first mode. The system requires the sensors be positioned lcm away from the test object with the sensors reading up to [plus-minus]lmm of movement. The sensors have a maximum sample rate of 7.8 kHz and can be used to measure the displacements of any surface type or material. The measurement grid resolution is 0.7 inches horizontally 0.4 inches vertically. Testing showed that the system captured the natural frequency and peak displacement of the board's first mode within 1.5% accuracy and 0.7% accuracy respectively
(cont.) when compared with previous accelerometer grid testing. Exceeding its design goals, this non-contact measurement and analysis device provides a highly versatile, accurate, and low cost optical alternative to accelerometers. Also it shows numerous benefits over more complex and costly optical measurement methods. The use of this system eliminates any question of whether mass loading effects are tainting vibration test data. A hardware and software manual are included for reference at the end of this thesis along with a software CD.
by Krissa Elizabeth Arn.
S.M.
Grobler, H. "Aspects affecting the design of a low earth orbit satellite on-board computer". Thesis, Stellenbosch : Stellenbosch University, 2000. http://hdl.handle.net/10019.1/51621.
Texto completoENGLISH ABSTRACT: Satellites are not all made equal. The large number of possible orbits, desired functionality and budget constraints are but a few of the factors that influence the design of a satellite. Given a particular set of design requirements, a number of designs may meet these requirements. Each of these designs will typically entail a trade-off between a number of (conflicting) parameters, whilst still satisfying the system requirements. The On-Board Computer (OBC) of a satellite, the satellite subsystem primarily responsible for the operational control of a satellite, can consequently be designed in any of a number of different ways. As the factors that influence the flight performance of an OBC differs to those of a terrestrial computer, the OBC design will therefore be significantly different. A high-level overview of the factors that impact OBC design and operation is presented. Improvements to the existing designs are proposed. In conclusion, a number of guidelines for a future OBC design also are given.
AFRIKAANSE OPSOMMING: Elke satelliet het unieke eienskappe wat bepaal word deur onderandere, die teiken wentelbaan, verwagte funksionaliteit en koste oorweegings. Vir 'n spesefieke stelselontwerp bestaan daar 'n aantal moontlike ontwerpe wat aan die stelsel vereistes voldoen. Elk van hierdie ontwerpe sal tipies behels dat verskillende parameters teen mekaar afgespeel word, terwyl die stelsel vereistes steeds aan voldoen word. Die Aanboord Rekenaar (AR) van 'n satelliet, die satelliet substelsel hoofsaaklik verantwoordelik vir die beheer van die satelliet, kan vervolgens uit een van veele moontlike ontwerpe bestaan. Aangesien die faktore wat die werkverrigting van 'n AR beinvloed verskil van die van 'n rekenaar wat op die aard oppervlak gebruik word, sal die AR ontwerp dienooreenkomstig verskil. 'n Hoevlak oorsig van die faktore wat AR ontwerp beinvloed sal gegee word. Verbeteringe wat aan die huidige AR ontwerpe gedoen kan word sal bespreek word. Ter afsluiting sal 'n aantal riglyne vir toekomstige AR ontwerpe gegee word.
Rajagopal, Abhilash. "Printed circuit board (PCB) loss characterization up-to 20 GHz and modeling, analysis and validation". Diss., Rolla, Mo. : University of Missouri-Rolla, 2007. http://scholarsmine.umr.edu/thesis/pdf/Rajagopal_09007dcc803bf920.pdf.
Texto completoVita. The entire thesis text is included in file. Title from title screen of thesis/dissertation PDF file (viewed November 26, 2007) Includes bibliographical references (p. 112-113).
Hari, Krishnan Prem Kumar. "Design and Analysis of a Dynamic SpaceWire Routing Protocol for Reconfigurable and Distributed On-Board Computing Systems". Thesis, Luleå tekniska universitet, Rymdteknik, 2019. http://urn.kb.se/resolve?urn=urn:nbn:se:ltu:diva-76534.
Texto completoRosenkvist, Daniel y Johan Eriksson. "Design and test of SiC circuit board for MIST satellite : KTH Student Satellite MIST". Thesis, KTH, Skolan för informations- och kommunikationsteknik (ICT), 2017. http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-210666.
Texto completoDenna kandidatuppsats beskriver arbete relaterat till “Miniature Student Satellite” (MIST)-, samt SiC in Space-projekten, vid KTH, Stockholm, Sverige. MIST-projektets mål är att skicka KTH:s första studentsatellit till rymden, där SiC in Space är ett av flera medföljande vetenskapliga experiment. Detta projekt sammanställer tre examensarbeten relaterade till MIST som genomfördes vid KTH under våren 2016, huvudsakligen bestående av att konstruera och testa kretsar för strömförsörjning samt mätningar för SiC in Space-delen av satelliten. Ett kretskort som innehåller experimentkretsar för att utvärdera egenskaper och funktionalitet för komponenter av materialet kiselkarbid i en rymdmiljö, samt strömförsörjningskretsar till SiC in Space- och Piezo LEGS-projekten har utvecklats. Utvecklingen omfattar design, montering and testning av kretskortet enligt MIST-gruppens krav. Tonvikt har lagts på elsäkerhet för att säkerställa att designen inte kan kortsluta satellitens batteri, såväl som EMC för att minimera EMI mellan olika delar av satelliten. Slutgiltig testning av hårdvaran har ej kunnat genomföras på grund av tidsbrist beroende på ett beställningsfel. Därför har det planerade testprotokollet inkluderats för framtida arbete.
Machuca, Julían y Thomas Tuvesson. "PCB design of Power Distributor Unit (PDU)". Thesis, Uppsala universitet, Institutionen för elektroteknik, 2020. http://urn.kb.se/resolve?urn=urn:nbn:se:uu:diva-415474.
Texto completoWood, Matthew. "Analysis of near fields and radiation of a printed circuit via hole". University of Western Australia. School of Electrical, Electronic and Computer Engineering, 2008. http://theses.library.uwa.edu.au/adt-WU2009.0053.
Texto completoFouquet, Marc. "Earth imaging with microsatellites : an investigation, design, implementation and in-orbit demonstration of electronic imaging systems for Earth observation on-board low-cost microsatellites". Thesis, University of Surrey, 1995. http://epubs.surrey.ac.uk/844455/.
Texto completoHajjar, Gabriel. "Design and construction of a photoplotter : Building a device for rapid prototyping of PCBs". Thesis, Uppsala universitet, Fasta tillståndets fysik, 2018. http://urn.kb.se/resolve?urn=urn:nbn:se:uu:diva-354717.
Texto completoCamilo, Edson 1959. "Propostas de design de layout da PCI para redução de curto circuito de solda a onda, para processo de montagem de placa eletrônica = PCB layout design techniques for shortcircuit (bridging) reduction due to wave soldering in electronic board assembly". [s.n.], 2015. http://repositorio.unicamp.br/jspui/handle/REPOSIP/260044.
Texto completoDissertação (mestrado) - Universidade Estadual de Campinas, Faculdade de Engenharia Elétrica e de Computação
Made available in DSpace on 2018-08-27T18:51:43Z (GMT). No. of bitstreams: 1 Camilo_Edson_M.pdf: 3518346 bytes, checksum: 0264cd60aaed512cef0dacda58a43540 (MD5) Previous issue date: 2015
Resumo: Este trabalho de Mestrado tem como objetivo contribuir para a área de placa de circuito impresso no que se refere ao projeto de layout focado não só em satisfazer as conexões das trilhas, mas nas regras de projeto com foco na redução de curto circuito de solda para o processo de solda por onda. Projetos de PCB (Printed Circuit Board) ou PCI (Placa de Circuito Impresso) envolvem uma série de conhecimentos no que se refere ao entendimento das funcionalidades dos circuitos e para tanto é importante que se faça o correto posicionamento dos componentes em grupos de circuitos pela funcionalidade; além disso, é importante que se conheça as regras de capacidade de corrente, de distâncias de isolação em função das tensões aplicadas, características de impedância, áreas de restrição mecânica entre outras. O que será visto neste trabalho está focado na aplicação de conceitos e considerações ligadas ao processo de montagem da placa eletrônica por solda a onda. Muitos dos defeitos que ocorrem num processo de montagem da PCB são atribuídos ao processo de montagem da PCB como, por exemplo, a temperatura da solda, o tempo de solda, quantidade de fluxo aplicado na placa, altura da onda de solda, etc. Recomendações sobre posicionamento de componentes PTH (Pin Through Hole) e SMD (Surface Mounting Devise) em relação ao sentido em que a PCB entra em direção à solda a onda, recursos de aplicação de serigrafia, tipos de laminados, de formato das ilhas de solda, adição de técnica de ladrão de solda e as recomendações da IPC (Association Connecting Electronics Industries) serão descritos neste trabalho. O correto entendimento dos defeitos que ocorrem durante o processo de montagem da PCB reflete na constante melhoria e aperfeiçoamento do projeto do layout da placa, que por sua vez resulta num processo de montagem de placa com menos ocorrência de defeitos de fabricação e consequentemente melhor qualidade do produto. Menos retrabalho nas PCBs significa menos custo de produção que reflete em maior lucro para as empresas. As propostas apresentadas neste trabalho são fruto de resultados práticos vivenciados na indústria e de pesquisa em literatura dos assuntos relacionados a defeitos em PCB e processos de solda por onda. O conjunto destas recomendações e seus resultados estão aqui descritos e ilustrados para servirem de referência aos futuros pesquisadores e leitores
Abstract: This work aims to contribute to the area of the printed circuit board in regard to layout design focused not only on satisfying the connections of the tracks but the design rules focused on reducing short- circuit solder for wave solder process . Projects PCB (Printed Circuit Board) involve a lot of knowledge when it comes to understanding the features of both circuit and is important to make the correct positioning of components into groups of circuits for feature addition is important to know the rules of current capacity, isolation distances depending on the applied voltage, impedance characteristics, areas of mechanical restrictions among others. What will be seen in this work is focused on application of concepts and considerations involved in the process of mounting the electronic board by solder wave. Many of the defects which occur in the process of assembling the PCB are assigned to the PCB assembly process such as the temperature of the solder, weld time , amount of flux applied to the board, solder wave height, etc. Recommendations on positioning components PTH( Pin Through Hole) and SMD( Surface Mounting Devise) relative to the direction in which the PCB goes toward the wave solder , screen printing application features , format type of solder lands , techniques of solder thief and the IPC ( Association Connecting Electronics Industries) recommendations will be described on this work . The correct understanding of the defects that occur during the assembly process of the PCB reflects on constant improvement and refinement of the board layout design, which in turn results in a process of mounting plate with fewer occurrences of defects in workmanship and consequently better quality product. Less rework means less PCBs in production cost which reflects in higher profits for companies. The proposals presented in this paper are the result of practical results experienced in industry and research literature on the subjects related to defects in PCB and wave solder processes. All these recommendations and their results are described and illustrated to better serve as reference for future researchers and readers
Mestrado
Telecomunicações e Telemática
Mestre em Engenharia Elétrica
Ström, Simon y Ali Qhorbani. "Automation of the design process of printed circuit boards : Determining minimum distance required by auto-routing software". Thesis, KTH, Skolan för elektroteknik och datavetenskap (EECS), 2018. http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-251925.
Texto completoDetta examensarbete ämnar skapa en överblick av nya tekniker inom mönsterkorts-tillverkning som när de automatiseras skulle kunna bli en del av ett Industri 4.0 produktionsflöde. Eventuella designbegränsningar som uppstår till följd av dessa tekniker kommer sedan appliceras i skapningsprocessen av en minsta avståndsfunktion. Syftet med denna funktion är att korrekt uppskatta det minimala avståndet som krävs för att auto-routing mjukvaran FreeRouting ska kunna dra ledningar mellan två komponenter. Detta görs genom en brute-force attackvinkel där avståndet mellan komponenter fortsätter minskas med bisektionsmetoden tills ett minsta avstånd hittats där auto-routing mjukvaran fortfarande kan dra ledningar för en specifik design. Genom användande av resultaten från denna brute-force attack skapas sedan ett par linjära funktioner baserade på olika bas-designer och dessa används sedan för att implementera minsta avståndsfunktionen. Denna minsta avståndet-funktion är sedan ämnad att implementeras som begränsningar för hur nära komponenter kan placeras varandra i ett program för design av mönsterkort vars syfte är att möjliggöra folk utan kunskaper inom mönsterkortsdesign att ändå kunna realisera sina designidéer.
Plot, Alexandre. "Approches numériques de conception CEM de cartes électroniques basées sur les techniques d'apprentissage". Electronic Thesis or Diss., Rennes, INSA, 2024. http://www.theses.fr/2024ISAR0001.
Texto completoThe constant evolution of electronic systems technologies presents a challenge in terms of electromagnetic compatibility (EMC) performance. The need to design equipment compliant with EMC standards from the first iteration requires considering EMC in the early stages of design. This thesis focuses on EMC design of electronic boards from the perspective of surrogate modeling. The use of such a technique, substituting for a costly-tocalculate physical model, poses a triple challenge involving the choice of an appropriate method, determining the number of learning data, and addressing limits in the context of dimension increase (number of design variables). The thesis proposes a comprehensive methodology addressing the training of a reliable metamodel and the challenge of EMC analysis of electronic boards. A systematic learning process, based on identifying significant variables and competing multiple metamodels in an iterative learning process, is established. The metamodel is then used as a parametric model of the printed circuit board, able to compute characteristic EMC observables. Conducting sensitivity and criticality analyses of printed circuit parameters helps establishing routing rules favoring a healthier EMC design of the board. Several scenarios are studied to validate the learning method and confirm the relevance of the established design rules
Walker, M. "Design and implementation of high-speed digital electronics hardware for telecommunications satellite on-board processors". Thesis, University College London (University of London), 2011. http://discovery.ucl.ac.uk/1220311/.
Texto completoEben-Chaime, Moshe. "The physical design of printed circuit boards : a mathematical programming approach". Diss., Georgia Institute of Technology, 1989. http://hdl.handle.net/1853/25505.
Texto completoLin, Leo Y. 1972. "Design, implementation, and characterization of an optical multi-carrier demultiplexerdemodulator for satellite on-board processing". Thesis, McGill University, 1998. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=21311.
Texto completoMiller, Richard H. "User interface design and evaluation of a shipboard electronic warfare console". Diss., Virginia Tech, 1993. http://hdl.handle.net/10919/40148.
Texto completoChun, Sungjun. "Methodologies for modeling simultaneous switching noise in multi-layered packages and boards". Diss., Georgia Institute of Technology, 2002. http://hdl.handle.net/1853/15452.
Texto completoLi, Weiping. "Large-area, low-cost via formation and metallization in multilayer thin film interconnection on Printed Wiring Boards (PWB)". Diss., Georgia Institute of Technology, 1999. http://hdl.handle.net/1853/19641.
Texto completoDick, Jochen Helmut. "Cost modelling and concurrent engineering for testable design". Thesis, Brunel University, 1993. http://bura.brunel.ac.uk/handle/2438/5284.
Texto completoSulaiman, Mubarak S. A. "The evaluation of academic electronic bulletin boards for communication and training : HCI factors in the UK and Saudi Arabia". Thesis, Loughborough University, 1994. https://dspace.lboro.ac.uk/2134/22202.
Texto completoCaillaud, Rémy. "Integration of a 3.3 kW, AC/DC bidirectional converter using printed circuit board embedding technology". Thesis, Lyon, 2019. http://www.theses.fr/2019LYSEI001/document.
Texto completoWith the endangering of the environment due to the use of fossil fuels, the power electronics market is growing through the years. The number of applications is increasing in numerous field as, for example, transport (electric car, "more electric" aircraft) or energy (photovoltaic, smart grid). Beyond meeting the volume, efficiency and reliability specifications for each application, power electronics should also reduce substantially costs. Today, the managing of the electric energy uses power electronic converters. The conception of a converter is a multiphysic problem. The converter has to ensure electrical functionality, mechanical support and proper thermal management.The new wide-band gap components are limited in performance by their package. The integration of a converter should use new interconnection methods to avoid the use of packaged components. The trend is to integrate the maximum of components into a single system. This integration can offer benefits such as size and weight reduction, cost saving and reliability improvement by managing the complexity and the high density of interconnection. Among many integration technologies available, Printed Circuit Board (PCB) is well known in the industry, allowing mass production with automated manufacturing and assembly. The PCB integration was developed with the “Die Embedding” technology in which a bare die in embedded directly in the PCB to not use package. This thesis studied the embedding technology on others components necessary to the realization of a converter (Capacitors, Magnetics, …). An optimization of the converter is done taking into account the advantages of this new technology. A prototype of an AC/DC bidirectional converter fully integrated using this technology was realized
Ditaranto, Abramo. "Design and prototyping of electronic PCBs for the study of the atmosphere in harsh environmental conditions". Master's thesis, Alma Mater Studiorum - Università di Bologna, 2014. http://amslaurea.unibo.it/7983/.
Texto completoPerrin, Rémi. "Characterization and design of high-switching speed capability of GaN power devices in a 3-phase inverter". Thesis, Lyon, 2017. http://www.theses.fr/2017LYSEI001/document.
Texto completoThe french industrial project MEGaN targets the development of power module based on GaN HEMT transistors. One of the industrial applications is the aeronautics field with a high-constraint on the galvanic isolation (>100 kV/s) and ambient temperature (200°C). The intent of this work is the power module block (3 phases inverter 650 V 30 A). The goal is to obtain a small footprint module, 30 cm2, with necessary functions such as gate driver, gate driver power supply, bulk capacitor and current phase sensor. This goal implies high efficiency as well as respect of the constraint of galvanic isolation with an optimized volume. This dissertation, besides the state of the art of power modules and especially the GaN HEMT ones, addressed a control signal isolation solution based on coreless transformers. Different prototypes based on coreless transformers were characterized and verified over 3000 hours in order to evaluate their robustness. The different studies realized the characterization of the different market available GaN HEMTs in order to mature a circuit simulation model for various converter topologies. In the collaborative work of the project, our contribution did not focus on the gate driver chip design even if experimental evaluation work was made, but a gate driver power supply strategy. The first gate driver isolated power supply design proposition focused on the low-voltage GaN HEMT conversion. The active-clamp Flyback topology allows to have the best trade-off between the GaN transistors and the isolation constraint of the transformer. Different transformer topolgies were experimentally performed and a novel PCB embedded transformer process was proposed with high-temperature capability. A lamination process was proposed for its cost-efficiency and for the reliability of the prototype (1000 H cycling test between - 55; + 200°C), with 88 % intrinsic efficiency. However, the transformer isolation capacitance was drastically reduced compared to the previous prototypes. 2 high-integrated gate driver power supply prototypes were designed with: GaN transistors (2.4 MHz, 2 W, 74 %, 6 cm2), and with a CMOS SOI dedicated chip (1.2 MHz, 2 W, 77 %, 8.5 cm2). In the last chapter, this dissertation presents an easily integrated solution for a phase current sensor based on the magnetoresistance component. The comparison between shunt resistor and magnetoresistance is experimentally performed. Finally, two inverter prototypes are presented, with one multi-level gate driver dedicated for GaN HEMT showing small switching loss performance
Caswell, Thomas Hubbard. "Designing an online support community for novice computer users". CSUSB ScholarWorks, 2004. https://scholarworks.lib.csusb.edu/etd-project/2504.
Texto completoSicre, Mathieu. "Study of the noise aging mechanisms in single-photon avalanche photodiode for time-of-flight imaging". Electronic Thesis or Diss., Lyon, INSA, 2023. http://www.theses.fr/2023ISAL0104.
Texto completoSingle-Photon Avalanche Diode (SPAD) are used for Time-of-Flight (ToF) sensors to determine distance from a target by measuring the travel time of an emitted pulsed signal. These photodetectors work by triggering an avalanche of charge carriers upon photon absorption, resulting in a substantial amplification which can be detected. However, they are subject to spurious triggering by parasitic generated charge carriers, quantified as Dark Count Rate (DCR), which can compromise the accuracy of the measured distance. Therefore, it is crucial to identify and eliminate the potential source of DCR. To tackle this issue, a simulation methodology has been implemented to assess the DCR. This is achieved by simulating the avalanche breakdown probability, integrated with the carrier generation rate from defects. The breakdown probability can be simulated either in a deterministically, based on electric-field streamlines, or stochastically, by means of drift-diffusion simulation of the random carrier path. This methodology allows for the identification of the potential sources of pre-stress DCR by comparing simulation results to experimental data over a wide range of voltage and temperature. To ensure the accuracy of distance range measurements over time, it is necessary to predict the DCR level under various operating conditions. The aforementioned simulation methodology is used to identify the potential sources of post-stress DCR by comparing simulation results to stress experiments that evaluate the principal stress factors, namely temperature, voltage and irradiance. Furthermore, a Monte-Carlo study has been conducted to examine the device-to-device variation along stress duration. For an accurate Hot-Carrier Degradation (HCD) kinetics model, it is essential to consider not only the carrier energy distribution function but also the distribution of Si−H bond dissociation energy distribution at the Si/SiO2 interface. The number of available hot carriers is estimated from the carrier current density according to the carrier energy distribution simulated by means of a full-band Monte-Carlo method. The impact-ionization dissociation probability is employed to model the defect creation process, which exhibits sub-linear time dependence due to the gradual exhaustion of defect precursors. Accurate distance ranging requires distinguishing the signal from ambient noise and the DCR floor, and ensuring the target’s accumulated photon signal dominates over other random noise sources. An analytical formula allows to estimate the maximum distance ranging using the maximum signal strength, ambient noise level, and confidence levels. The impact of DCR can be estimated by considering the target’s reflectance and the ambient light conditions. In a nutshell, this work makes use of a in-depth characterization and simulation methodology to predict DCR in SPAD devices along stress duration, thereby allowing the assessment of its impact on distance range measurements
Song, Hamila. "Development of a web site for Korean returning students and their parents to help their process of re-adaptation". CSUSB ScholarWorks, 2005. https://scholarworks.lib.csusb.edu/etd-project/2874.
Texto completoChanda, Asit Baran. "Hardware design of electronic notice board". Thesis, 2014. http://ethesis.nitrkl.ac.in/6475/1/E-38.pdf.
Texto completoWei, Chen Hong y 陳弘偉. "Vehicle Uses Electronic Display Board Design and Appraisal". Thesis, 2013. http://ndltd.ncl.edu.tw/handle/47805249369635549561.
Texto completo大葉大學
設計暨藝術學院碩士班
101
An important medium of communication between drivers and vehicles is the vehicle dashboard presenting information about the current road situation and the car operation. Since electronic technology has obviously made relative progress in the auto industry, a variety of instruments ranging from digital, electronic, dashboards to the scope of information, integration systems, many shortcut keys helping drivers to quickly perform an action are developed. This research aimed mainly at improving driver, digital instruments, and integration of shortcut key operation to new design proposals and evaluation. This study selected six domestic cars, whose car dashboards are divided into three regional discussions, ---, digital dashboard, steering wheel, and center console area. It involed interviewing Two expert interviews. The interview intended to find at the factors impacting drivers’ behavior are operating dashboard, the details drivers care, and the unconscious behavior while they drive. By means of a questionnaire classified into several operating systems: instrument navigation and steering wheel, air conditioning, audio, shortcut keys, survey action items using frequency, we consequently will receive a level of operation of the system features data. Then we randomly choose six cars. Accordingly, we redesigned a new style instrument panel and consoles. New instrument panel and consoles in order to relieve/reduce the drivers dissatisfaction towards the inconvenience and the coplerity while driving, and operation using frequency, we redesigned tables/panel based on user-oriented design function, key configuration which met with drivers’ need to meet with operating requirement.
Lin, Tzu-Liang y 林子良. "The Design and Implementation of an Electronic Dart Board". Thesis, 2012. http://ndltd.ncl.edu.tw/handle/92563734067389742997.
Texto completo逢甲大學
資訊電機工程碩士在職專班
100
The aim of this thesis is to design an electronic dart board which has features of plastic dart target and plastic dart head instead of traditional dart board. The design and implementation of an electronic dart board is fulfilled in this thesis. The hardware design is basically based on a microcontroller and some peripheral circuits such as LED drives, keypad decoders and transmit/receive drive. The software is programmed in assembly language. The detailed flowchart diagram and description related to the voice processing, image processing and keypad processing are presented and discussed in this thesis. Finally, the experimental results are demonstrated and show the verification and feasibility of the whole system design.
"An agent-assisted board-level functional fault diagnostic framework: design and optimization". 2014. http://repository.lib.cuhk.edu.hk/en/item/cuhk-1291511.
Texto completoDiagnosing functional failures in complicated electronic boards is a challenging task, wherein debug technicians try to identify defective components by analyzing some syndromes obtained from the application of diagnostic tests. The diagnosis effectiveness and efficiency rely heavily on the quality of the in-house developed diagnostic tests and the debug technicians’ knowledge and experience, which, however, have no guarantees nowadays. To tackle this problem, this thesis proposes a novel agent-assisted diagnostic framework for board-level functional failures, namely AgentDiag, which facilitates to evaluate the quality of the diagnostic tests and bridge the knowledge gap between the diagnostic programmers who write diagnostic tests and the debug technicians who conduct in-field diagnosis with a lightweight model of the boards and tests.
Machine learning algorithms have been advocated for automated diagnosis of board-level functional failures due to the extreme complexity of the problem. Such reasoning-based solutions, however, remain ineffective at the early stage of the product cycle, simply because there are insufficient historical data for training the diagnostic system that has a large number of test syndromes. Guided by a proposed metric isolation capability, AgentDiag is able to leverage the knowledge from the lightweight model to selecting a reduced test syndrome set for diagnosis in an adaptive manner.
While AgentDiag is effective to improve the diagnostic accuracy, this technique, by excluding some test syndromes, may cause information loss for diagnosis. The thesis further presents a novel test syndrome merging methodology to address this problem. That is, by leveraging the domain knowledge of the diagnostic tests and the board structural information, we adaptively reduce the feature size of the diagnostic system by selectively merging test syndromes such that it can effectively utilize the available training cases.
Experimental results on real industrial boards and an OpenRISC design demonstrate the effectiveness of the proposed solutions.
半導體技術和設計自動化的高速發展開啟了電子產品的新紀元。百萬級別的設計尺寸和上G赫茲的操作頻率使得每百萬次採樣數的缺陷率繼續上升,缺陷顯現方式也日益微妙。
複雜電子板的診斷是一項極具挑戰的工作。調試人員通常通過分析診斷測試所產生的症狀,甄別有缺陷的元件。診斷的有效性和效率就極大地依賴於診斷測試的質量和調試人員的知識經驗,但是現在這些都是沒有確定性的。為了解決這一問題,本文提出一個新穎的針對板級功能性故障的代理輔助診斷系統AgentDiag。它幫助評估診斷測試的質量,並架起編寫診斷測試的測試程式員和從事實際診斷工作的調試人員之間的橋樑。
因為板級診斷的極度複雜,機器學習算法已經被提出來解決這一問題。但是這些基於推導的方法在早期很難達到好的效果,原因是過大的測試數量和相對較少的訓練數據。在度量Isolation Capability的引導下,能夠適應性地利用來自輕量級模型的知識去選取一個症狀集進行診斷。
AgentDiag可以有效地提高診斷準確率,但是由於是直接剔除一部分測試症狀,所以有可能造成信息的丟失。本文進一步提出了一個測試症狀合併的方法來解決這一問題。那就是利用診斷測試和電路板的結構描述,我們可以適應性地利用選擇性合併的測試症狀來減少測試症狀的數目,從而有效地利用已有的測試數據。
來自實際的工業電路板和OpenRisc設計的實驗數據驗證了提出的方法的有效性。
Sun, Zelong.
Thesis M.Phil. Chinese University of Hong Kong 2014.
Includes bibliographical references (leaves 47-51).
Abstracts also in Chinese.
Title from PDF title page (viewed on 12, October, 2016).
Detailed summary in vernacular field only.
Detailed summary in vernacular field only.
Detailed summary in vernacular field only.
Detailed summary in vernacular field only.
Detailed summary in vernacular field only.
Park, In Seop. "Communications protocols for microcomputer-based workstations: a design and implementation of an Electronic Bulletin Board System (NPS-BBS)". Thesis, 1985. http://hdl.handle.net/10945/21197.
Texto completo"Hardware emulation board based on field programmable gate arrays (FPGAs) and programmable interconnections". Chinese University of Hong Kong, 1994. http://library.cuhk.edu.hk/record=b5888211.
Texto completoThesis (M.Phil.)--Chinese University of Hong Kong, 1994.
Includes bibliographical references (leaves vii-ix).
ABSTRACT --- p.i
LIST OF TABLES --- p.iv
LIST OF FIGURES --- p.v
Chapter 1. --- INTRODUCTION --- p.1
Chapter 1.1 --- Traditional Design Prototyping --- p.1
Chapter 1.2 --- In-Circuit Rapid Prototyping System --- p.2
Chapter 1.3 --- A Summary of Prototyping Systems Available --- p.5
Chapter 1.4 --- Universal Prototyping Board (UPB) --- p.6
Chapter 2. --- HARDWARE DESIGNS --- p.9
Chapter 2.1 --- Bus Interconnection --- p.9
Chapter 2.1.1 --- Fixed buses --- p.9
Chapter 2.1.2 --- Programmable buses --- p.12
Chapter 2.2 --- Architectural Features --- p.15
Chapter 2.2.1 --- Field programmable gate array --- p.15
Chapter 2.2.2 --- Microprocessor --- p.15
Chapter 2.2.3 --- Memory --- p.16
Chapter 2.2.4 --- Buffers --- p.18
Chapter 3. --- SOFTWARE TOOLS --- p.20
Chapter 3.1 --- Critical Path Analysis --- p.20
Chapter 3.1.1 --- Algorithm of critical path analysis --- p.21
Chapter 3.1.2 --- Computation time --- p.21
Chapter 3.2 --- Circuit Partitioning --- p.23
Chapter 3.2.1 --- Partitioning algorithm --- p.24
Chapter 3.2.2 --- Effects of partitioning --- p.36
Chapter 3.2.3 --- Partitioning parameters --- p.38
Chapter 3.2.4 --- Pseudo-code of partitioner --- p.39
Chapter 3.3 --- IO Assignments --- p.40
Chapter 3.3.1 --- Connect 4 FPGAs --- p.40
Chapter 3.3.2 --- Connect 3 FPGAs --- p.42
Chapter 3.3.3 --- Connect 2 FPGAs --- p.44
Chapter 3.3.4 --- System IO (Connect 1 FPGA) --- p.47
Chapter 3.4 --- Other Tools --- p.48
Chapter 4. --- STRUCTURE ANALYSIS --- p.49
Chapter 5. --- RESULTS --- p.52
Chapter 6. --- FUTURE DIRECTION --- p.73
Chapter 6.1 --- Other Possible Configurations --- p.73
Chapter 6.2 --- Programmable Interconnection --- p.73
Chapter 6.3 --- Expandability of UPB --- p.74
Chapter 7. --- CONCLUSION --- p.75
BIBLIOGRAPHY --- p.vii
APPENDICES --- p.x
Wu, Chang-Ping y 武昌平. "CPLD/FPGA Design for Testing Board of Digital Electronics Technician Authentication". Thesis, 2014. http://ndltd.ncl.edu.tw/handle/26t8fn.
Texto completo國立高雄應用科技大學
電子工程系碩士班
102
Nowadays, in order to investigate the effectiveness of the circuit design, EDA enables fast verification and design for electronic circuits. The technician certification receives much attention in recent years. Thus, the certification of the Level B Technician for Digital Electronics is an important certification of electronic engineer. To acquire this certification, the skill of practical electronics design must be inspected by examination. including the design ability of practical functional circuits. After finishing the designs based on the assigned 3 examination questions, the designs are verified by 3 instruments. The verified instruments with large volume are expensive. If the examinee wants to exercise before test, they need to find the place with the 3 specific instruments to verify their designs. So it is not convenient to the examinee. This research aims at the tester designs for the verification of the 3 skill examination questions of the Level B Technician for Digital Electronics. Three testers are finished for the verification of examinee’s designed circuits, i.e, 4-digit display, keyboard scanner and digital electronic clock. The designed testers have the advantages of low cost, small volume and complete function verification. We use complex programmable logic device (CPLD) to develop our testers, so the realization period becomes shorter. The used CPLD from Altera Corporation belongs to the low-cost EPM series chips. It can be used to design complex circuits instead of using traditional TTL/CMOS gates. The Quartus II software is used to describe the intended function, and then it has been downloaded to burn into the CPLD IC via PC Print Port. Then the CPLD can operate independently. After the measurement, it is found that the designed testers have identical functions as the mentioned 3 specific instruments. Thus the designs are verified.
Mohanty, Nihar Ranjan. "Design and Analysis of an On-Board Electric Vehicle Charger for Wide Battery Voltage Range". Thesis, 2016. http://ethesis.nitrkl.ac.in/8501/1/2016_MT__214EE5261_NRMohanty.pdf.
Texto completo"Accelerated Life testing of Electronic Circuit Boards with Applications in Lead-Free Design". Doctoral diss., 2012. http://hdl.handle.net/2286/R.I.14570.
Texto completoDissertation/Thesis
Ph.D. Industrial Engineering 2012
Hongwei, Wu y 吳泓緯. "Optimum Design Studies of Electronic Circuit Parameters for Blood Glucose Measurement with Test Strips Made of Gold Plated Printed Circuit Boards". Thesis, 2017. http://ndltd.ncl.edu.tw/handle/pcmwf7.
Texto completo國立臺北科技大學
機電整合研究所
105
The demand for blood glucose test strips is increasing with the number of diabetics, and aside from karbogel strips, gold strips also are prevalent on the market. This study discusses optimizing the design parameter for a gold blood glucose test strip, in which the accuracy of blood glucose reading is related to the applied voltage and applied current for the electrochemical reaction in the reaction zone of the gold blood glucose test strip. The research consists of two parts. The first part is the applied voltage. The cyclic voltammetry graph shows that the optimum applied voltage is 0.08V-0.1V. In the past, the parameters of the blood glucose meter were made in reference to the carbon test strip, whereas the measurement of blood glucose from the gold test strips are still based on the electrochemical analytical method based on carbon test strip. Therefore, the measurement of blood glucose from the gold test strips should be based on the electrochemical characteristics of the gold test strips, not carbon test strips. Part 2 is the applied current. The resistance of the all connecting conductor tracks are associated with the current generated, when the applied voltage is fixed. Different applied voltage and electrical resistance can influence the blood glucose reading. In this experiment, three applied voltages were used as the variable parameters for this study, including 0.3V, 0.15V, and 0.1V. In addition, the electrical resistance of three R4 resistors are 1.0kΩ, 1.2kΩ, and 1.5kΩ, respectively. According to the observation on different parameter settings, when the voltage is set to be 0.1V and the R4 resistor is set to be 1.2kΩ, the blood glucose reading is comparatively more stable and accurate, meaning that the parameters of determining gold test strip’s performance are different from that of the carbon test strip.
Pannell, Zachary William. "Design of a Highly Constrained Test System for a 12-bit, 16-channel Wilkinson ADC". 2009. http://trace.tennessee.edu/utk_gradthes/549.
Texto completoSantos, Ângelo Emanuel Neves dos. "Design and simulation of a smart bottle with fill-level sensing based on oxide TFT technology". Master's thesis, 2016. http://hdl.handle.net/10362/19593.
Texto completo