Literatura académica sobre el tema "Assertion generation"
Crea una cita precisa en los estilos APA, MLA, Chicago, Harvard y otros
Consulte las listas temáticas de artículos, libros, tesis, actas de conferencias y otras fuentes académicas sobre el tema "Assertion generation".
Junto a cada fuente en la lista de referencias hay un botón "Agregar a la bibliografía". Pulsa este botón, y generaremos automáticamente la referencia bibliográfica para la obra elegida en el estilo de cita que necesites: APA, MLA, Harvard, Vancouver, Chicago, etc.
También puede descargar el texto completo de la publicación académica en formato pdf y leer en línea su resumen siempre que esté disponible en los metadatos.
Artículos de revistas sobre el tema "Assertion generation"
Li, Pengyi, Jing Sun y Hai Wang. "Formal Approach to Assertion-Based Code Generation". International Journal of Software Engineering and Knowledge Engineering 27, n.º 09n10 (noviembre de 2017): 1637–62. http://dx.doi.org/10.1142/s0218194017400162.
Texto completoBoulé, M., J. S. Chenard y Z. Zilic. "Debug enhancements in assertion-checker generation". IET Computers & Digital Techniques 1, n.º 6 (2007): 669. http://dx.doi.org/10.1049/iet-cdt:20060209.
Texto completoWitharana, Hasini, Yangdi Lyu y Prabhat Mishra. "Directed Test Generation for Activation of Security Assertions in RTL Models". ACM Transactions on Design Automation of Electronic Systems 26, n.º 4 (abril de 2021): 1–28. http://dx.doi.org/10.1145/3441297.
Texto completoTong, Jason G., Marc Boulé y Zeljko Zilic. "Test compaction techniques for assertion-based test generation". ACM Transactions on Design Automation of Electronic Systems 19, n.º 1 (diciembre de 2013): 1–29. http://dx.doi.org/10.1145/2534397.
Texto completoKerpedjiev, Stephan. "Model-Driven, Assertion-Based Generation of Multimedia Weather Information". Bulletin of the American Meteorological Society 76, n.º 10 (octubre de 1995): 1791–800. http://dx.doi.org/10.1175/1520-0477(1995)076<1791:mdabgo>2.0.co;2.
Texto completoSalehi Fathabadi, Asieh, Mohammadsadegh Dalvandi, Michael Butler y Bashir M. Al-Hashimi. "Verifying Cross-Layer Interactions Through Formal Model-Based Assertion Generation". IEEE Embedded Systems Letters 12, n.º 3 (septiembre de 2020): 83–86. http://dx.doi.org/10.1109/les.2019.2955316.
Texto completoCrowley, Timothy J. "On the “Perceptible Bodies” at De Generatione et Corruptione II.1". Revista Archai, n.º 27 (1 de septiembre de 2019): e2703. http://dx.doi.org/10.14195/1984-249x_27_3.
Texto completoPečiuliauskienė, Palmira. "The Structure of Interpersonal Communication Skills of the New Generation Senior School Students: The Case of Generations X and Z". Pedagogika 130, n.º 2 (20 de junio de 2018): 116–30. http://dx.doi.org/10.15823/p.2018.26.
Texto completoBennett, Tyler James. "Second-Generation Semiology and Detotalization". Linguistic Frontiers 4, n.º 2 (1 de septiembre de 2021): 44–53. http://dx.doi.org/10.2478/lf-2021-0010.
Texto completoHolt, Marilyn E., Kathleen F. Mittendorf, Michele LeNoue-Newton, Neha M. Jain, Ingrid Anderson, Christine M. Lovly, Travis Osterman, Christine Micheel y Mia Levy. "My Cancer Genome: Coevolution of Precision Oncology and a Molecular Oncology Knowledgebase". JCO Clinical Cancer Informatics, n.º 5 (septiembre de 2021): 995–1004. http://dx.doi.org/10.1200/cci.21.00084.
Texto completoTesis sobre el tema "Assertion generation"
Tong, Jason. "Providing an infrastructure for assertion-based test generation and GPU accelerated mutation testing". Thesis, McGill University, 2014. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=123078.
Texto completoLa vérification fonctionnelle de circuits numériques modernes comporte des défis sans fin dans l'industrie des circuits intégrés (CI). Alimentés par la demande continue d'intégration croissante, les efforts grandissants en vérification ne mènent pas toujours à des circuits sans erreur du premier coup. Une technologie émergente telle que la vérification par assertions peut aider à vérifier le bon fonctionnement des circuits numériques et peut être facilement intégrée aux méthodologies de vérification existantes. La simulation fonctionnelle représente toujours la méthode de vérification laplus répandue dans l'industrie, étant donné sa capacité à traiter des circuits plus volumineux. Les assertions peuvent être insérées dans un circuit et peuvent aussi servir comme repères de couverture, pour lesquels les tests d'entrée ont la responsabilité d'exercer le circuit évaluant ces assertions. L'efficacité de cette approche repose sur la qualité des tests, car de piètres tests peuvent empêcher une vérification complète. Cette thèse présente des techniques et algorithmes novateurs ayant pour but de produire des tests à partir des assertions. En raison des comportements qu'elles décrivent, les assertions représentent une source importante d'information permettant d'extraire des séries de tests fonctionnels, pouvant servir lors de la simulation. Un ensemble de métriques de couverture aide à produire des tests qui évaluent rigoureusement les assertions durant la simulation. Les ingénieurs en vérification peuvent ainsi utiliser ces tests pour effectuer des simulations efficaces dans le but de détecter et corriger des erreurs de conception. L'outil servant à générer des tests à partir des assertions qui a été développé fut évalué avec près de 300 assertions créées dans le but de vérifier le bon fonctionnement de plusieurs circuits industriels. Sur le plan des résultats, l'approche de génération de test proposée a été capable de produire des tests supplémentaires menant à une couverture de test améliorée comparativement à un générateur de test d'une autre équipe de recherche.Le test par mutation est une technique permettant d'évaluer la qualité des tests découlant des assertions. Les simulations de mutations exigent une grande puissance de calcul. Basés sur des processeurs graphiques (GPU), cette thèse présente aussi des algorithmes novateurs dans le domaine des tests par mutations. Sur une série de 10 circuits industriels, les résultats expérimentaux démontrent une amélioration importante de la performance de simulation comparativement à un outil commercial. Cette amélioration des performances est nécessaire étant donné l'accélération de calcul requise pour évaluer la qualité des tests lors de simulations de plusieurs mutations. Cela a un impact bénéfique dans la quête visant à améliorer la qualité des assertions, menant ultimement vers une vérification dynamique efficace de circuits numériques.
Mafi, Salote Christine Laumanukilupe. "Assertive communication by first- and second-generation Tongan employees in Australia /". [St. Lucia, Qld.], 2003. http://www.library.uq.edu.au/pdfserve.php?image=thesisabs/absthe17040.pdf.
Texto completoSiddiqui, Asher. "Capturing JUnit Behavior into Static Programs : Static Testing Framework". Thesis, Linnaeus University, School of Computer Science, Physics and Mathematics, 2010. http://urn.kb.se/resolve?urn=urn:nbn:se:lnu:diva-5510.
Texto completoIn this research paper, it evaluates the benefits achievable from static testing framework by analyzing and transforming the JUnit3.8 source code and static execution of transformed code. Static structure enables us to analyze the code statically during creation and execution of test cases. The concept of research is by now well established in static analysis and testing development. The research approach is also increasingly affecting the static testing process and such research oriented work has proved particularly valuable for those of us who want to understand the reflective behavior of JUnit3.8 Framework.
JUnit3.8 Framework uses Java Reflection API to invoke core functionality (test cases creation and execution) dynamically. However, Java Reflection API allows developers to access and modify structure and behavior of a program. Reflection provides flexible solution for creating test cases and controlling the execution of test cases. Java reflection helps to encapsulate test cases in a single object representing the test suite. It also helps to associate each test method with a test object. Where reflection is a powerful tool to perform potential operations, on the other hand, it limits static analysis. Static analysis tools often cannot work effectively with reflection.
In order to avoid the reflection, Static Testing Framework provides a static platform to analyze the JUnit3.8 source code and transform it into non-reflective version that emulates the dynamic behavior of JUnit3.8. The transformed source code has possible leverage to replace reflection with static code and does same things in an execution environment of Static Testing Framework that reflection does in JUnit3.8. More besides, the transformed code also enables execution environment of Static Testing Framework to run test methods statically. In order to measure the degree of efficiency, the implemented tool is evaluated. The evaluation of Static Testing Framework draws results for different Java projects and these statistical data is compared with JUnit3.8 results to measure the effectiveness of Static Testing Framework. As a result of evaluation, STF can be used for static creation and execution of test cases up to JUnit3.8 where test cases are not creating within a test class and where real definition of constructors is not required. These problems can be dealt as future work by introducing a middle layer to execute test fixtures for each test method and by generating test classes as per real definition of constructors.
GHASEMPOURI, TARA. "Improving ABV by generation and abstraction of PSL assertions". Doctoral thesis, 2016. http://hdl.handle.net/11562/939548.
Texto completoThe aim of this thesis is to provide efficient methodologies to improve ABV in three domains of generation, abstraction and qualification of PSL assertions. The main contributions of this thesis can be summarized as follows: 1- An automatic mining methodology has been proposed, for capturing behavioral descriptions of a system that can generate set of temporal assertions from execution traces. The approach is particularly suited for mining assertions that describes arithmetic relations between inputs and outputs according to a set of temporal patterns. In comparation with state of the art, assertion miner proposed in this methodology, generates a set of more compact and higher quality assertions. 2- An automatic abstraction methodology has been proposed to reuse assertions originally defined for a given RTL IP, to verify the corresponding TLM model. The methodology can be divided into two main phases, firstly, assertions synthesized into C++ methods and secondly, inserted in the TLM model. The results show that the methodology can abstract and reuse assertions from RTL to TLM and avoid redefinition of assertions which are already exist at RTL. 3- An automatic qualification methodology has been proposed to evaluate the quality of assertions to measure the interestingness of assertions. The approach re-adapts metrics from data mining to measure the quality of assertions based on its activation frequency during simulation runs and the correlation between antecedent and consequent. Experimental result depicts the proposed methodology provides a better estimation of assertions interestingness.
Shih-Kuei, Wei. "Automatic Multi-Cycle Path Assertion Property Generation in VLSI Designs". 2006. http://www.cetd.com.tw/ec/thesisdetail.aspx?etdun=U0001-2407200613513900.
Texto completoWei, Shih-Kuei y 魏士貴. "Automatic Multi-Cycle Path Assertion Property Generation in VLSI Designs". Thesis, 2006. http://ndltd.ncl.edu.tw/handle/76943192905263562864.
Texto completo國立臺灣大學
電子工程學研究所
94
In this thesis, we proposed an effective method to verify the multi-cycle paths in a gate-level design with the SDC (Synopsis Design Constraint) timing constraints in the design setup file. We analyzed the usage of multi-cycle paths, and summarized it into several types of multi-cycle path structures. Based on the different types of multi-cycle path structures, we generated the assertion properties for them in the format of SystemVerilog assertions. The assertion properties define the behavior of the multi-cycle paths in the design, and they can be used as checkers in the dynamic simulation tool to verify the multi-cycle path timing constraints. In the experiment result, we showed some examples to illustrate the procedure of our approach.
Danese, Alessandro. "System-level functional and extra-functional characterization of SoCs through assertion mining". Doctoral thesis, 2018. http://hdl.handle.net/11562/979447.
Texto completoLibros sobre el tema "Assertion generation"
Boulé, Marc y Zeljko Zilic. Generating Hardware Assertion Checkers. Dordrecht: Springer Netherlands, 2008. http://dx.doi.org/10.1007/978-1-4020-8586-4.
Texto completoZeljko, Zilic y SpringerLink (Online service), eds. Generating Hardware Assertion Checkers: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring. Dordrecht: Springer Science + Business Media B.V, 2008.
Buscar texto completoGeneration me: Why today's young Americans are more confident, assertive, entitled-and more miserable-than ever before. New York , N.Y: Free Press, 2006.
Buscar texto completoTwenge, Jean M. Generation me: Why today's young Americans are more confident, assertive, entitled-and more miserable-than ever before. New York, NY: Free Press, 2006.
Buscar texto completoZilic, Zeljko y Marc Boulé. Generating Hardware Assertion Checkers. Springer, 2008.
Buscar texto completoKnox, Philip. The Romance of the Rose and the Making of Fourteenth-Century English Literature. Oxford University Press, 2022. http://dx.doi.org/10.1093/oso/9780192847171.001.0001.
Texto completoZilic, Zeljko y Marc Boulé. Generating Hardware Assertion Checkers: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring. Springer, 2010.
Buscar texto completoGeneration Me: Why Today's Young Americans Are More Confident, Assertive, Entitled--and More Miserable Than Ever Before. Free Press, 2007.
Buscar texto completoGeneration me: Why today's young Americans are more confident, assertive, entitled--and more miserable than ever before. Atria Books, 2014.
Buscar texto completoTwenge, Jean M. Generation Me - Revised and Updated: Why Today's Young Americans Are More Confident, Assertive, Entitled--And More Miserable Than Ever Before. Free Press, 2006.
Buscar texto completoCapítulos de libros sobre el tema "Assertion generation"
H. Pham, Long, Ly Ly Tran Thi y Jun Sun. "Assertion Generation Through Active Learning". En Formal Methods and Software Engineering, 174–91. Cham: Springer International Publishing, 2017. http://dx.doi.org/10.1007/978-3-319-68690-5_11.
Texto completoWessendorf, Susanne. "Who Do You Hang Out With? Peer Group Association and Cultural Assertion among Second-Generation Italians in Switzerland". En Jugend, Zugehörigkeit und Migration, 113–29. Wiesbaden: VS Verlag für Sozialwissenschaften, 2010. http://dx.doi.org/10.1007/978-3-531-92145-7_6.
Texto completoRotter, Anita y Erol Yildiz. "Opening up Localities to the Wider World and the Postmigrant Generation: New Forms of Resistance and Self-Assertion". En Youth Cultures in a Globalized World, 173–91. Cham: Springer International Publishing, 2021. http://dx.doi.org/10.1007/978-3-030-65177-0_11.
Texto completoBjørner, Nikolaj, Anca Browne y Zohar Manna. "Automatic generation of invariants and intermediate assertions". En Principles and Practice of Constraint Programming — CP '95, 589–623. Berlin, Heidelberg: Springer Berlin Heidelberg, 1995. http://dx.doi.org/10.1007/3-540-60299-2_37.
Texto completoCaballero, Rafael, Manuel Montenegro, Herbert Kuchen y Vincent von Hof. "Checking Java Assertions Using Automated Test-Case Generation". En Logic-Based Program Synthesis and Transformation, 221–26. Cham: Springer International Publishing, 2015. http://dx.doi.org/10.1007/978-3-319-27436-2_13.
Texto completoBulles, John, Ralph Mak y Diederik Dulfer. "Proof of Concept on Time Travelling and Assertions Generating an Assertions Administration Using FBM". En On the Move to Meaningful Internet Systems: OTM 2018 Workshops, 67–76. Cham: Springer International Publishing, 2019. http://dx.doi.org/10.1007/978-3-030-11683-5_7.
Texto completoNeto, Luís Eufrasio T., Vânia Maria P. Vidal, Marco A. Casanova y José Maria Monteiro. "R2RML by Assertion: A Semi-automatic Tool for Generating Customised R2RML Mappings". En Advanced Information Systems Engineering, 248–52. Berlin, Heidelberg: Springer Berlin Heidelberg, 2013. http://dx.doi.org/10.1007/978-3-642-41242-4_33.
Texto completoHagiya, Masami, Kosuke Fukuda, Yoshinori Tanabe y Toshinori Saito. "Automatically Generating Programming Questions Corresponding to Rubrics Using Assertions and Invariants". En Sustainable ICT, Education and Learning, 89–98. Cham: Springer International Publishing, 2019. http://dx.doi.org/10.1007/978-3-030-28764-1_11.
Texto completoDanese, Alessandro, Francesca Filini, Tara Ghasempouri y Graziano Pravadelli. "Automatic Generation and Qualification of Assertions on Control Signals: A Time Window-Based Approach". En VLSI-SoC: Design for Reliability, Security, and Low Power, 193–221. Cham: Springer International Publishing, 2016. http://dx.doi.org/10.1007/978-3-319-46097-0_10.
Texto completoMoiseev, Rodion, Shinpei Hayashi y Motoshi Saeki. "Generating Assertion Code from OCL: A Transformational Approach Based on Similarities of Implementation Languages". En Model Driven Engineering Languages and Systems, 650–64. Berlin, Heidelberg: Springer Berlin Heidelberg, 2009. http://dx.doi.org/10.1007/978-3-642-04425-0_52.
Texto completoActas de conferencias sobre el tema "Assertion generation"
Pham, Long H., Ly Ly Tran Thi y Jun Sun. "Assertion Generation through Active Learning". En 2017 IEEE/ACM 39th International Conference on Software Engineering (ICSE). IEEE, 2017. http://dx.doi.org/10.1109/icse-c.2017.87.
Texto completoZeng, Fanping, Chaoqiang Deng y Yuan Yuan. "Assertion-Directed Test Case Generation". En 2012 4th World Congress on Software Engineering (WCSE). IEEE, 2012. http://dx.doi.org/10.1109/wcse.2012.16.
Texto completoTong, Jason G., Marc Boule y Zeljko Zilic. "Assertion clustering for compacted test sequence generation". En 2012 13th International Symposium on Quality Electronic Design (ISQED 2012). IEEE, 2012. http://dx.doi.org/10.1109/isqed.2012.6187567.
Texto completoFrederiksen, Steven J., John Aromando y Michael S. Hsiao. "Automated Assertion Generation from Natural Language Specifications". En 2020 IEEE International Test Conference (ITC). IEEE, 2020. http://dx.doi.org/10.1109/itc44778.2020.9325264.
Texto completoWenzl, Matthias, Peter Roessler y Andreas Puhm. "Checking Application Level Properties Using Assertion Synthesis". En ASME 2019 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference. American Society of Mechanical Engineers, 2019. http://dx.doi.org/10.1115/detc2019-97950.
Texto completoKeszocze, Oliver y Ian G. Harris. "Chatbot-based assertion generation from natural language specifications". En 2019 Forum for Specification and Design Languages (FDL). IEEE, 2019. http://dx.doi.org/10.1109/fdl.2019.8876925.
Texto completoWang, Cong, Hao Sun, Yiwen Xu, Yu Jiang, Huafeng Zhang y Ming Gu. "Go-Sanitizer: Bug-Oriented Assertion Generation for Golang". En 2019 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE, 2019. http://dx.doi.org/10.1109/issrew.2019.00039.
Texto completoHu, A. J., J. Cases y Jin Yang. "Efficient generation of monitor circuits for GSTE assertion graphs". En ICCAD-2003. International Conference on Computer Aided Design. IEEE, 2003. http://dx.doi.org/10.1109/iccad.2003.159685.
Texto completoPiccolboni, Luca y Graziano Pravadelli. "Simplified stimuli generation for scenario and assertion based verification". En 2014 15th Latin American Test Workshop - LATW. IEEE, 2014. http://dx.doi.org/10.1109/latw.2014.6841904.
Texto completoPierre, Laurence. "Towards a toolchain for assertion-driven test sequence generation". En 2015 Forum on Specification and Design Languages (FDL). IEEE, 2015. http://dx.doi.org/10.1109/fdl.2015.7306354.
Texto completo