Literatura académica sobre el tema "32 NM TECHNOLOGY NODE"
Crea una cita precisa en los estilos APA, MLA, Chicago, Harvard y otros
Consulte las listas temáticas de artículos, libros, tesis, actas de conferencias y otras fuentes académicas sobre el tema "32 NM TECHNOLOGY NODE".
Junto a cada fuente en la lista de referencias hay un botón "Agregar a la bibliografía". Pulsa este botón, y generaremos automáticamente la referencia bibliográfica para la obra elegida en el estilo de cita que necesites: APA, MLA, Harvard, Vancouver, Chicago, etc.
También puede descargar el texto completo de la publicación académica en formato pdf y leer en línea su resumen siempre que esté disponible en los metadatos.
Artículos de revistas sobre el tema "32 NM TECHNOLOGY NODE"
Allgair, John, Benjamin Bunday, Aaron Cordes, Pete Lipscomb, Milt Godwin, Victor Vartanian, Michael Bishop, Doron Arazi y Kye-Weon Kim. "Metrology Requirements for the 32 nm Technology Node and Beyond". ECS Transactions 18, n.º 1 (18 de diciembre de 2019): 151–60. http://dx.doi.org/10.1149/1.3096443.
Texto completoHuang, Zhengfeng, Di Cao, Jianguo Cui, Yingchun Lu, Yiming Ouyang, Haochen Qi, Qi Xu, Huaguo Liang y Tianming Ni. "Design of Multiple Node Upset Tolerant Latch in 32 nm CMOS Technology". Journal of Computer-Aided Design & Computer Graphics 33, n.º 3 (1 de marzo de 2021): 346–55. http://dx.doi.org/10.3724/sp.j.1089.2021.18385.
Texto completoHuang, Zhengfeng, Yang Guo, Shangjie Pan, Yingchun Lu, Huaguo Liang, Haochen Qi, Yiming Ouyang, Tianming Ni y Qi Xu. "Tri-Node Upsets Self-Recovery Latch Design in 32 nm CMOS Technology". Journal of Computer-Aided Design & Computer Graphics 32, n.º 12 (1 de diciembre de 2020): 2013–20. http://dx.doi.org/10.3724/sp.j.1089.2020.18160.
Texto completoOno, Kazuo, Kenzo Kurotsuchi, Yoshihisa Fujisaki, Riichiro Takemura, Motoyasu Terao y Norikatsu Takaura. "Resistive Switching Ion-Plug Memory for 32-nm Technology Node and Beyond". Japanese Journal of Applied Physics 48, n.º 4 (20 de abril de 2009): 04C160. http://dx.doi.org/10.1143/jjap.48.04c160.
Texto completoOrlowski, Marius y Andreas Wild. "Can 3-D Devices Extend Moore's Law Beyond the 32 nm Technology Node?" ECS Transactions 3, n.º 6 (21 de diciembre de 2019): 3–17. http://dx.doi.org/10.1149/1.2357050.
Texto completoPark, Dae-Gyu, Mike Chudzik y Haizhou Yin. "Challenges in FEOL Logic Device Integration for 32 nm Technology Node and Beyond". ECS Transactions 11, n.º 6 (19 de diciembre de 2019): 371–77. http://dx.doi.org/10.1149/1.2778394.
Texto completoHussain, Inamul y Saurabh Chaudhury. "CNFET Based Low Power Full Adder Circuit for VLSI Applications". Nanoscience & Nanotechnology-Asia 10, n.º 3 (17 de junio de 2020): 286–91. http://dx.doi.org/10.2174/2210681209666190220122553.
Texto completoKumar, Amresh y Aminul Islam. "Multi-gate device and summing-circuit co-design robustness studies @ 32-nm technology node". Microsystem Technologies 23, n.º 9 (6 de julio de 2016): 4099–109. http://dx.doi.org/10.1007/s00542-016-3055-4.
Texto completoAndrieu, F., O. Weber, T. Ernst, O. Faynot y S. Deleonibus. "Strain and channel engineering for fully depleted SOI MOSFETs towards the 32 nm technology node". Microelectronic Engineering 84, n.º 9-10 (septiembre de 2007): 2047–53. http://dx.doi.org/10.1016/j.mee.2007.04.132.
Texto completoCollaert, N., R. Rooyackers, A. Hikavyy, A. Dixit, F. Leys, P. Verheyen, R. Loo, M. Jurczak y S. Biesemans. "Multi-gate devices for the 32 nm technology node and beyond: Challenges for Selective Epitaxial Growth". Thin Solid Films 517, n.º 1 (noviembre de 2008): 101–4. http://dx.doi.org/10.1016/j.tsf.2008.08.031.
Texto completoTesis sobre el tema "32 NM TECHNOLOGY NODE"
Bansal, Anil Kumar. "CMOS scaling considerations in sub 10-nm node multiple-gate FETS". Thesis, IIT Delhi, 2019. http://eprint.iitd.ac.in:80//handle/2074/8046.
Texto completoDeng, Jie. "Device modeling and circuit performance evaluation for nanoscale devices : silicon technology beyond 45 nm node and carbon nanotube field effect transistors /". May be available electronically:, 2007. http://proquest.umi.com/login?COPT=REJTPTU1MTUmSU5UPTAmVkVSPTI=&clientId=12498.
Texto completoYADAV, PUNEET. "DESIGN AND ANALYSIS OF A LOW POWER AND HIGH PERFORMANCE 10T SRAM CELL AT 32 NM TECHNOLOGY NODE". Thesis, 2023. http://dspace.dtu.ac.in:8080/jspui/handle/repository/19835.
Texto completoCHANG, JIA MIN y 張家民. "PROCESS WINDOW AND OPC RULES FOR 32 NM NODE WITH 1.3 NA IMMERSION LITHOGRAPHY SYSTEM". Thesis, 2008. http://ndltd.ncl.edu.tw/handle/68565777250786976346.
Texto completo南台科技大學
電子工程系
96
This thesis discusses the feasibility of 32 nm node with 1.3 NA and 193 nm light source immersion lithography system and tries to extend the lifetime of the system. We present the process window and some typical OPC rules by numerical simulation with open software SPLAT. Without any resolution enhancement technologies (RETs), the 10% variation process window is 44 nm × 4.09% and the 15% variation process window is 54 nm × 6.80%. We find that OPC rules for 32 nm node with the system is extremely tedious and suggest that the minimum spacing between two parallel lines is 74 nm. Therefore, higher NA system will be helpful to achieve real 32 nm half pitch.
Chen, Hsiu Pin y 陳修斌. "Device-level Doping Profile Analysis for Saddle-fin Device in 30 nm DRAM Technology Node". Thesis, 2016. http://ndltd.ncl.edu.tw/handle/u452zb.
Texto completoShi-HaoChen y 陳仕豪. "Performance Optimization of Gate-All-Around MOSFETs by Inner Spacers at 5 nm Technology Node". Thesis, 2018. http://ndltd.ncl.edu.tw/handle/jg54wt.
Texto completo國立成功大學
奈米積體電路工程碩士學位學程
106
The evolution of semiconductor technology has been progressed since Moore’s Law proposed in 1964. Dimension scaling is always the challenge for each technology node to reduce producing cost. With the continuous scaling of devices, short-channel effects are more and more severe in limiting the performance enhancement. Multi-gate struc-tures, which enhance the gate control on short-channel effects and optimize the electri-cal characteristics, can overcome the limitation; FinFET is generally applied for ad-vanced semiconductor fabrications. However, for sub-5 nm technology node, FinFETs can not offer the enough gate control, resulting in worse short-channel effects. On the other hand, GAA MOSFETs with the superior gate control of channel electrostatic are considered as a possible extension for the following technology nodes. Nevertheless, they increase the undesirable parasitic capacitances. In this thesis, an analytical model is used to calculate the parasitic capacitances caused by GAA MOSFETs. Next, the optimization by inner spacer is presented to re-duce the additional parasitic capacitances. Such methodology helps us to ensure that the improvement is effective and feasible. Then we use Synopsys TCAD to do the process simulations. GAA MOSFETs are processed with SiGe epitaxy. Electrical characteristic comparison for the devices with and without inner spacers is discussed. 5nm technology node in ITRS roadmap is the specification we adopt in this thesis. Different spacer lengths are the main topic; the longer spacers extend the effective channel length and improve short-channel effects. Furthermore, the future design, a new integration scheme featuring bulk Si-base and cost-effective fabrication, is proposed. To overcome the drawback of GAA MOSFETs compared to FinFET: the increase of parasitic capacitances, inner spacers are adopted in fabrication. The proposed process is feasible and promising in the future based on our preliminary data.
Libros sobre el tema "32 NM TECHNOLOGY NODE"
Wang, Guilei. Investigation on SiGe Selective Epitaxy for Source and Drain Engineering in 22 nm CMOS Technology Node and Beyond. Singapore: Springer Singapore, 2019. http://dx.doi.org/10.1007/978-981-15-0046-6.
Texto completoWang, Guilei. Investigation on Sige Selective Epitaxy for Source and Drain Engineering in 22 Nm CMOS Technology Node and Beyond. Springer Singapore Pte. Limited, 2020.
Buscar texto completoWang, Guilei. Investigation on SiGe Selective Epitaxy for Source and Drain Engineering in 22 nm CMOS Technology Node and Beyond. Springer, 2019.
Buscar texto completoCapítulos de libros sobre el tema "32 NM TECHNOLOGY NODE"
Ahlawat, Siddhant, Siddharth, Bhawna Rawat y Poornima Mittal. "A Comparative Performance Analysis of Varied 10T SRAM Cell Topologies at 32 nm Technology Node". En Modeling, Simulation and Optimization, 63–75. Singapore: Springer Nature Singapore, 2022. http://dx.doi.org/10.1007/978-981-19-0836-1_5.
Texto completoRawat, Bhawna y Poornima Mittal. "Investigating the Impact of Schmitt Trigger on SRAM Cells at 32 nm Technology Node for Low Voltage Applications". En Lecture Notes in Electrical Engineering, 53–63. Singapore: Springer Nature Singapore, 2022. http://dx.doi.org/10.1007/978-981-19-6780-1_5.
Texto completoTomita, Hiroshi, Yuji Yamada, Hidenobu Nagashima, Norio Ishikawa y Yumiko Taniguchi. "New FEOL Cleaning Technology for Advanced Devices beyond 45 nm Node". En Solid State Phenomena, 185–88. Stafa: Trans Tech Publications Ltd., 2007. http://dx.doi.org/10.4028/3-908451-46-9.185.
Texto completoJeffry Louis, V. y Jai Gopal Pandey. "A Novel Design of SRAM Using Memristors at 45 nm Technology". En Communications in Computer and Information Science, 579–89. Singapore: Springer Singapore, 2019. http://dx.doi.org/10.1007/978-981-32-9767-8_48.
Texto completoSaxena, Anmol, Vyom Saraf y Rutu Parekh. "ASIC Implementation of a 16-Bit Brent–Kung Adder at 45 nm Technology Node". En Sustainable Technology and Advanced Computing in Electrical Engineering, 83–105. Singapore: Springer Nature Singapore, 2022. http://dx.doi.org/10.1007/978-981-19-4364-5_8.
Texto completoGupta, Vaibhav, Atharv Kapre, Shashank Kumar Dubey y Aminul Islam. "Implementation and Analysis of CNFET-Based PCRAM Cell Using 32 nm Technology". En Lecture Notes in Electrical Engineering, 251–63. Singapore: Springer Nature Singapore, 2023. http://dx.doi.org/10.1007/978-981-99-3691-5_21.
Texto completoAyush, Poornima Mittal y Rajesh Rohilla. "Comparative Analysis of Current Sense Amplifier Architectures for SRAM at 45 nm Technology Node". En Advances in Data-Driven Computing and Intelligent Systems, 633–40. Singapore: Springer Nature Singapore, 2023. http://dx.doi.org/10.1007/978-981-99-3250-4_48.
Texto completoWang, Guilei. "Strained Silicon Technology". En Investigation on SiGe Selective Epitaxy for Source and Drain Engineering in 22 nm CMOS Technology Node and Beyond, 9–21. Singapore: Springer Singapore, 2019. http://dx.doi.org/10.1007/978-981-15-0046-6_2.
Texto completoPittala, Suresh Kumar y A. Jhansi Rani. "Complementary Energy Path Adiabatic Logic-Based Adder Design in 32 Nm FinFET Technology". En Advances in Communication, Devices and Networking, 87–95. Singapore: Springer Singapore, 2018. http://dx.doi.org/10.1007/978-981-10-7901-6_11.
Texto completoAhmed Khan, Imran, Md Rashid Mahmood y J. P. Keshari. "Analytical Comparison of Power Efficient and High Performance Adders at 32 nm Technology". En Lecture Notes in Networks and Systems, 659–70. Singapore: Springer Singapore, 2020. http://dx.doi.org/10.1007/978-981-15-3172-9_62.
Texto completoActas de conferencias sobre el tema "32 NM TECHNOLOGY NODE"
Deschacht, D. "Interconnect design for a 32 nm node technology". En Technology of Integrated Systems in Nanoscale Era (DTIS). IEEE, 2011. http://dx.doi.org/10.1109/dtis.2011.5941410.
Texto completoBurghartz, J., M. Irmscher, F. Letzkus, J. Kretz y D. Resnick. "Lithography for the 32-nm Node and Beyond". En 2006 Bipolar/BiCMOS Circuits and Technology Meeting. IEEE, 2006. http://dx.doi.org/10.1109/bipol.2006.311125.
Texto completoShahidi, Ghavam G. "Design-technology interaction for post-32 nm node CMOS technologies". En 2010 IEEE Symposium on VLSI Technology. IEEE, 2010. http://dx.doi.org/10.1109/vlsit.2010.5556204.
Texto completoAdachi, Takashi, Yuichi Inazuki, Takanori Sutou, Yasutaka Morikawa, Nobuhito Toyama, Hiroshi Mohri y Naoya Hayashi. "45-32-nm node photomask technology with water immersion lithography". En 26th Annual BACUS Symposium on Photomask Technology, editado por Patrick M. Martin y Robert J. Naber. SPIE, 2006. http://dx.doi.org/10.1117/12.689740.
Texto completoGambino, Jeff, Fen Chen y John He. "Copper interconnect technology for the 32 nm node and beyond". En 2009 IEEE Custom Integrated Circuits Conference (CICC). IEEE, 2009. http://dx.doi.org/10.1109/cicc.2009.5280904.
Texto completoWard, Brian S., Lena Zavylova, Peter de Bisschop y Jeroen van de Kerkhove. "Empirical study of OPC metrology requirements for 32-nm node logic". En Photomask Technology, editado por Hiroichi Kawahira y Larry S. Zurbrick. SPIE, 2008. http://dx.doi.org/10.1117/12.801458.
Texto completoLu, C. L., L. Y. Hsia, T. H. Cheng, S. C. Chang, W. C. Wang, H. J. Lee y Y. C. Ku. "Improvement of etching selectivity for 32-nm node mask making". En Photomask and Next-Generation Lithography Mask Technology XIV, editado por Hidehiro Watanabe. SPIE, 2007. http://dx.doi.org/10.1117/12.728928.
Texto completoMonahan, K. M. "Enabling DFM and APC strategies at the 32 nm technology node". En ISSM 2005, IEEE International Symposium on Semiconductor Manufacturing, 2005. IEEE, 2005. http://dx.doi.org/10.1109/issm.2005.1513388.
Texto completoIessi, Umberto, Sara Loi, Antonio Salerno, Pierluigi Rigolli, Elio De Chiara, Catia Turco, Roberto Colombo, Marco Polli y Antonio Mani. "Double patterning overlay and CD budget for 32 nm technology node". En SPIE Advanced Lithography. SPIE, 2008. http://dx.doi.org/10.1117/12.772795.
Texto completoFukutome, H., K. Kawamura, H. Ohta, K. Hosaka, T. Sakoda, Y. Morisaki y Y. Momiyama. "Cost-effective Ni-melt-FUSI boosting 32-nm node LSTP transistors". En 2008 Symposium on VLSI Technology. IEEE, 2008. http://dx.doi.org/10.1109/vlsit.2008.4588598.
Texto completo