Dissertations / Theses on the topic 'Scan testing'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the top 50 dissertations / theses for your research on the topic 'Scan testing.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Browse dissertations / theses on a wide variety of disciplines and organise your bibliography correctly.
Hassan, Abu S. M. (Abu Saleem Mahmudul). "Testing of board interconnects using boundary scan architecture." Thesis, McGill University, 1989. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=74304.
Full textIn the recent past, several researchers have proposed different schemes for PCB interconnect testing based on the boundary scan architecture.
In this dissertation, a new approach, based on the concept of built-in self-test (BIST), is developed using the boundary scan architecture for PCB interconnect testing. BIST, at the component level, generally consists of incorporating additional circuitry on the chip to generate test patterns and to compact the response of the circuit under test into a reference signature. For the PCB level BIST, the board is considered as the unit under test. A family of BIST schemes are developed for board interconnect testing utilizing the properties of the boundary scan architecture. The BIST approach has removed the dependence on automatic test equipment (ATE) for generation of test vector sets and analysis of output data sets. Techniques are developed for the generation of test vector sets which require very simple test generation hardware. Test vector sets are shown to be independent of the order of the input/output (I/O) scan cells in the boundary scan chain and of the structural complexity of the interconnects under test. Response compaction techniques proposed in the schemes are such that fault detection and diagnosis can be done independent of the topological information about the interconnects. These response compaction techniques can be implemented within each boundary scan cell or outside the boundary scan chain, providing a trade-off in terms of test time and hardware complexity. The various uses of the boundary scan architecture make the proposed schemes more attractive and advantageous than the existing approaches for board interconnect testing.
Moreover, a family of interconnect testing schemes is proposed for a partial boundary scan environment. Partial boundary scan environment refers to a board with a mix of boundary scan and non-boundary scan components. Such an environment is more complex compared to a complete boundary scan environment. The proposed schemes are BIST-able despite the inherently complex test environment. However, fault coverage is limited because of the reduced accessibility of the partial boundary scan environment.
McBean, David P. O. "Board interconnect testing in a boundary scan environment." Thesis, University of Oxford, 1993. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.333253.
Full textPanda, Uma R. "An efficient single-latch scan-design scheme/." Thesis, McGill University, 1985. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=63266.
Full textJayaram, Vinay B. "Experimental Study of Scan Based Transition Fault Testing Techniques." Thesis, Virginia Tech, 2003. http://hdl.handle.net/10919/31146.
Full textMaster of Science
Xu, Gefu Singh Adit D. "Delay Test Scan Flip-Flop c(DTSFF) design and its applications for scan based delay testing." Auburn, Ala., 2007. http://repo.lib.auburn.edu/2007%20Fall%20Dissertations/Xu_Gefu_18.pdf.
Full textMahmoud, Ahmed Gamal Mohamed. "Boundary-scan for High-speed Serial Links." Master's thesis, Alma Mater Studiorum - Università di Bologna, 2018.
Find full textKrug, Margrit Reni. "Aumento da testabilidade do hardware com auxilio de técnicas de teste de software." reponame:Biblioteca Digital de Teses e Dissertações da UFRGS, 2007. http://hdl.handle.net/10183/12672.
Full textBoth software and hardware designs require several tasks to increase reliability and ensure high quality of the final system. Although different techniques, tools and methods can be applied, error free products are difficult to be achieved. Errors may occur on design specification, on development stages and also during manufacturing process. To increase system quality and minimize costs it is mandatory to perform design verification, prototype validation and manufacturing test. For a long time hardware and software tests were studied as disciplines completely apart. However, similarities between software development and hardware design have already been explored successfully by adapting techniques originally developed for one of them, and applying to the other. For instance, code coverage concept and methods were firstly developed for software testing, but nowadays are commonly used in hardware verification. Due to the high similarity observed between software programming languages and hardware description languages (HDL), it seems to be a valuable approach applying software engineering techniques to help ensuring a high quality hardware device. Therefore, the main purpose of this thesis is to use such techniques to extract test patterns from HDL descriptions of hardware devices and to identify at these descriptions means to increase hardware testability.
Greher, Michael R. "Measuring attention: An evaluation of the Search and Cancellation of Ascending Numbers (SCAN) and the short form of the Test of Attentional and Interpersonal Style (TAIS)." Thesis, University of North Texas, 2000. https://digital.library.unt.edu/ark:/67531/metadc2529/.
Full textPoulos, Konstantinos. "NEW TECHNIQUES ON VLSI CIRCUIT TESTING & EFFICIENT IMPLEMENTATIONS OF ARITHMETIC OPERATIONS." OpenSIUC, 2020. https://opensiuc.lib.siu.edu/dissertations/1872.
Full textGHOSH, SWAROOP. "SCAN CHAIN FAULT IDENTIFICATION USING WEIGHT-BASED CODES FOR SoC CIRCUITS." University of Cincinnati / OhioLINK, 2004. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1085765670.
Full textJamialahmadi, Arsalan. "Experimental and numerical analysis of the dynamic load distribution in a corrugated packaging system." Thesis, KTH, Solid Mechanics (Div.), 2008. http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-11385.
Full textIt is well known that transportation means high and varying loads for products as well as packages. To develop corrugated boxes with optimal design and efficient use of raw materials is crucial. Vibrations and shocks acting on pallets during transportation are transferred to the corrugated boxes and considerably reduce the integrity and life time of the boxes. The development of experimental and analytical tools for measurement and prediction of the influence of dynamic loads on the box performance, such as stacking strength and conservation of stacking pattern would therefore be of large practical importance. In order to develop such tools, it is important to know the load distribution between different boxes. This master thesis presents a technique for investigating these stresses based on a pressure sensitive film, which gives many data points. A series of tests using random and sinusoidal vibration testing have been done utilising this technique and results are presented for different positions on the pallet and for different box filling methods. Investigations performed on the vibrations of the boxes also demonstrate a pitch type of motion. A level-crossing study on the forces existing between the boxes shows a Rayleigh force distribution. A mathematical model is also proposed for simulation of a stacking system. Advantages and disadvantages with this technique and with the model are described. Comparison between the experimental and numerical results shows a proper correlation. Using the pressure sensitive film as a quantitative sensor and applying the recorded data for the statistical study of the contact forces existing in a stack of boxes gives useful and important results for further analysis of the fatigue life and vulnerable positions of boxes.
Telrandhe, Mangesh. "Fabrication And Testing Of A Cylindrical Ion Trap Microarray For Tunable Mass Spectrometers." Scholar Commons, 2004. https://scholarcommons.usf.edu/etd/1267.
Full textAhlström, Daniel. "Minimizing memory requirements for deterministic test data in embedded testing." Thesis, Linköping University, Linköping University, Department of Computer and Information Science, 2010. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-54655.
Full textEmbedded and automated tests reduce maintenance costs for embedded systems installed in remote locations. Testing multiple components of an embedded system, connected on a scan chain, using deterministic test patterns stored in a system provide high fault coverage but require large system memory. This thesis presents an approach to reduce test data memory requirements by the use of a test controller program, utilizing the observation of that there are multiple components of the same type in a system. The program use deterministic test patterns specific to every component type, which is stored in system memory, to create fully defined test patterns when needed. By storing deterministic test patterns specific to every component type, the program can use the test patterns for multiple tests and several times within the same test. The program also has the ability to test parts of a system without affecting the normal functional operation of the rest of the components in the system and without an increase of test data memory requirements. Two experiments were conducted to determine how much test data memory requirements are reduced using the approach presented in this thesis. The results for the experiments show up to 26.4% reduction of test data memory requirements for ITC´02 SOC test benchmarks and in average 60% reduction of test data memory requirements for designs generated to gain statistical data.
Liu, Zhi-Hong. "Mixed-signal testing of integrated analog circuits and modules." Ohio : Ohio University, 1999. http://www.ohiolink.edu/etd/view.cgi?ohiou1181174339.
Full textTománek, Jakub. "Testovací rozhraní integrovaných obvodů s malým počtem vývodů." Master's thesis, Vysoké učení technické v Brně. Fakulta elektrotechniky a komunikačních technologií, 2017. http://www.nusl.cz/ntk/nusl-320175.
Full textCavanagh, Daniele. "Developing soft tissue thickness values for South African black females and testing its accuracy." Diss., University of Pretoria, 2010. http://hdl.handle.net/2263/25716.
Full textDissertation (MSc)--University of Pretoria, 2011.
Anatomy
unrestricted
Zhang, Zhong Yi. "Visualisation and quantification of the defects in glass-fibre reinforced polymer composite materials using electronic speckle pattern interferometry." Thesis, Loughborough University, 1999. https://dspace.lboro.ac.uk/2134/22078.
Full textChakraborty, Rajat Subhra. "Hardware Security through Design Obfuscation." Cleveland, Ohio : Case Western Reserve University, 2010. http://rave.ohiolink.edu/etdc/view?acc_num=case1270133481.
Full textDepartment of EECS - Computer Engineering Title from PDF (viewed on 2010-05-25) Includes abstract Includes bibliographical references and appendices Available online via the OhioLINK ETD Center
Rathi, Nakul H. "Comparing the Accuracy of Intra-Oral Scanners for Implant Level Impressions Using Different Scanable Abutments." The Ohio State University, 2014. http://rave.ohiolink.edu/etdc/view?acc_num=osu1407200647.
Full textJenkins, Robert Donald. "NPS-SCAT systems engineering and payload subsystem design, integration, and testing of NPS' first CubeSat /." Thesis, Monterey, California : Naval Postgraduate School, 2010. http://edocs.nps.edu/npspubs/scholarly/theses/2010/Jun/10Jun%5FJenkins.pdf.
Full textThesis Advisor(s): Newman, James H. ; Romano, Marcello. "June 2010." Description based on title screen as viewed on July 14, 2010. Author(s) subject terms: 1U, COTS, CubeSat, CubeSat Kit, Falcon 1e, Integration, I-V Curve, NPS-SCAT, Naval Postgraduate School, P-POD, Printed Circuit Board, Satellite, Space Shuttle, Solar Cell, Solar Cell Array Tester, Space Systems, Sun Sensor, Systems Engineering, Temperature Sensor, Testing, Thermal Vacuum. Includes bibliographical references (p. 153-161). Also available in print.
Smith, Kerry D. "Environmental testing and thermal analysis of the NPS Solar Cell Array Tester (NPS-SCAT) Cubesat." Thesis, Monterey, California. Naval Postgraduate School, 2011. http://hdl.handle.net/10945/5654.
Full textThis thesis describes the development of a working thermal model of the Naval Postgraduate School's first CubeSat called NPS-SCAT and the accomplishment of environmental testing that has been completed to date in preparation for space launch. The primary mission of NPS-SCAT is to act as a Solar Cell Array Tester (SCAT), providing data on solar cell performance of various solar cells in Low Earth Orbit (LEO). As part of the satellite development process, a detailed test plan was developed and environmental modeling and testing were completed to test SCAT's ability to survive and function in the space environment. A thermal finite element model (FEM) was developed in NX-6 I-deas to analyze and predict the component thermal response to the space environment. Environmental tests, including thermal vacuum (TVAC) and vibration testing, have been completed using profiles determined by the expected launch and on-orbit conditions. The data obtained from these tests validated the thermal model and proved that SCAT would survive the launch conditions and could successfully operate in the space environment.
Berkowitz, Danielle Claire. "Development of a SCA7 patient-derived lymphoblast cell model for testing RNAi knock-down of the disease-causing gene." Master's thesis, University of Cape Town, 2011. http://hdl.handle.net/11427/10123.
Full textSpinocerebellar ataxia type 7 (SCA7) is an inherited neurodegenerative disease caused by the expansion of a CAG repeat within the ataxin-7 gene. The South African SCA7 population has been shown to have arisen due to a founder effect, and a single nucleotide polymorphism (SNP) within ataxin-7 has been linked to the SCA7 mutation in all South African patients genotyped to date. Recently, this SNP has been exploited in a potential allele-specific RNA interference (RNAi) based therapy, in order to knock down the expression of the mutant transcript in heterozygous patients. Although this approach has been tested in an artificial cellbased model of SCA7, focus has shifted towards testing the therapy in SCA7 patient-derived transformed lymphoblast cell lines
Lubaszewski, Marcelo Soares. "Le test unifié de cartes appliqué à la conception de systèmes fiables." reponame:Biblioteca Digital de Teses e Dissertações da UFRGS, 1994. http://hdl.handle.net/10183/26862.
Full textOn one hand, if the goal is to ensure that the design validation, the manufacturing and the maintenance testing, along with the concurrent error detection are efficiently performed in electronic systems, one is led to integrate the off-line and the on-line testing into circuits. Then, for complex systems to make profit of these two types of tests, such unification must be extended from the circuit to the board and module levels. On the other hand, although the unification of off-line and on-line testing techniques makes possible the design of systems suiting any safety application, the hardware added for increasing the application safety also decreases the system reliability, since the probability of occurrence of faults increases. Faced to these two antagonist aspects, this thesis aims at finding a compromise between the safety and the reliability of complex electronic systems. Thus, firstly we propose a solution to the off-line test and diagnosis problems found in the intermediate steps in the evolution towards boards which are 100% compliant with the IEEE standard 1149.1 for boundary scan testing. An approach for the BIST (Built-In Self-Test) of boundary scan circuits and interconnects then illustrates the ultimate step in the board off-line testing. Next, the UBIST (Unified BIST) scheme - merging BIST and self-checking capabilities for circuit on-line testing, is combined with the IEEE standard 1149.1, in order to obtain a design strategy for unifying the tests of interconnects and circuits populating boards and modules. Finally, we propose a fault-tolerant scheme based on the duplication of these kind of modules which ensures the competitivity of the resulting system in terms of reliability at the same time as preserving the inherent module safety.
Brummitt, Marissa. "Development of CubeSat Vibration Testing Capabilities for the Naval Postgraduate School and Cal Poly San Luis Obispo." DigitalCommons@CalPoly, 2010. https://digitalcommons.calpoly.edu/theses/470.
Full textLysoněk, Milan. "Systém pro automatické filtrování testů." Master's thesis, Vysoké učení technické v Brně. Fakulta informačních technologií, 2020. http://www.nusl.cz/ntk/nusl-417281.
Full textChia-Hung, Tsai. "Power Reduction for Scan Testing Based on Scan Cell Ordering Power Reduction for Scan Testing Based on Scan Cell Ordering." 2006. http://www.cetd.com.tw/ec/thesisdetail.aspx?etdun=U0009-0112200611303340.
Full textChing-Hua, Chiu. "Scan Cell Ordering for Power Reduction during Scan Testing." 2005. http://www.cetd.com.tw/ec/thesisdetail.aspx?etdun=U0009-0112200611332527.
Full textChiu, Ching-Hua, and 邱清華. "Scan Cell Ordering for Power Reduction during Scan Testing." Thesis, 2005. http://ndltd.ncl.edu.tw/handle/44105113962893031493.
Full text元智大學
資訊工程學系
93
Low power consumption during test application has become increasingly important in the present VLSI design. Scan-based architectures are expensive in power consumption during scanning in test vectors. Excessive power consumption during test application may result in increased product cost and decrease of overall yield. Hence, minimizing power consumption during scan test will prevent from yield loss and thus reduce product cost. The purpose of this thesis is to minimize power consumption during scan test by appropriately ordering the scan cells. In this thesis, we use an induced activity function to measure the impact of reducing the transition density at a selected pseudo input on totally switching activity in CUT. We order the scan cells in descending order according to the values of the induced activity function. We also exploit the unspecified values in the test vectors to maximize the reduction of switching activity during scan test. Besides, layout constraint is an important consideration during ordering scan cells. Hence, we develop a procedure to order scan cell without violating layout constraint. Experimental results show that the proposed approach can reduce power consumption significantly during test.
Tsai, Jung-Chien, and 蔡榮鍵. "SOC Integration Testing With Low Power Scan Testing Circuit." Thesis, 2008. http://ndltd.ncl.edu.tw/handle/34086587871390274110.
Full text中華大學
電機工程學系(所)
96
In the past,the system must be integrated on circuit board but due to the great development of IC technology,it can implement on signal chip now,it is naming system on chip (SOC)。In order to improve system performance and reduce the cost,SOC has already become the development trend of IC industry。 Because Intelligently Property and Memories are two major elements of SOC,so IP re-use deriving out a lot of difficulty and challenge for SOC integration test 。For SOC design ,it will increase the test cost,if use a large of varies memories 。Under test mode,the test is too hot,power dissipation is higher than normal operation mode(peak power up to 20X,average power up to 2-5X)。SOC integration test become prime cost during SOC development 。In this thesis ,we use lower power scan-based method and integrate IEEE1149.1 and IEEE1500 architecture to test and control SOC design 。Finally we do a experiment using Verilog to implement the integration architecture and check the waveform to verify the function. We can provide a complete and simple SOC test architecture for SoC integration designer.
Ptak, Alan. "Fault tolerance and testing with boundary scan." 1990. http://hdl.handle.net/1993/17201.
Full textTsai, Chia-Hung, and 蔡嘉鴻. "Power Reduction for Scan Testing Based on Scan Cell Ordering 降低掃瞄試期間之功率消耗Power Reduction for Scan Testing Based on Scan Cell Ordering." Thesis, 2006. http://ndltd.ncl.edu.tw/handle/08722003069959744814.
Full text元智大學
資訊工程學系
94
Scan-based circuit structure is widely used in circuit test design. The power consumption of a CUT (Circuit Under Test), however, arises during the test procedure. Excessive power consumption during test procedure may increase the cost of product and results in the decrease of overall yield. An effective solution is proposed in this thesis to overcome this problem by using a three-stage methodology. Firstly, we define the influence degree contributed by each scan cell in CUT when the test vector is shifting. Then we apply a weight for each pairs of scan cell according to transition degrees in different orders. In the third stage, a transition graph with directions is constructed and a search algorithm is applied to find the optima path, which has the lowest cost, to determine the orders of scan cells. In addition, layout constraints are also adopted as constrains in the search algorithm, thus it will not violate the layout rules in deciding the order of each pair of scan cells. We verified our proposed method via benchmark circuits, and the result shows obviously lower power consumption when comparing to the results of other papers that ignored influence degree of each scan cell under shifting.
Lee, Jinkyu. "Low power scan testing and test data compression." Thesis, 2006. http://hdl.handle.net/2152/2568.
Full textHu, Jia-Wei, and 胡家瑋. "Low-Power Transition Testing in Partial Scan Design." Thesis, 2009. http://ndltd.ncl.edu.tw/handle/71493630957278295158.
Full text中原大學
電子工程研究所
97
In this thesis, we propose a method of selecting partial flip-flops for testing transition delay faults. As compared to full-scan design, this partial-scan method can achieve higher fault coverage and lower testing power. Scan flip-flops are selected based on controllability and observability of input signals and output gates of flip-flops. The non-scan flip-flops are controlled by another clock to freeze partial circuit during shift operation of scan testing. Experimental results on ISCAS89 benchmarks show that the proposed technique can reduce both average and peak power in shift and capture cycle than full-scan design. In addition, the method can also provide higher LOC transition fault coverage and utilize lower area overhead.
范姜弘宇. "The Testing of Micropipeline with New Scan Registers." Thesis, 2004. http://ndltd.ncl.edu.tw/handle/22764132877487725330.
Full textHuang, Chien-Fu, and 黃建輔. "Reconfigurable Scan Chain Design for Delay Fault Testing." Thesis, 2006. http://ndltd.ncl.edu.tw/handle/49251464621904773593.
Full text國立成功大學
電機工程學系碩博士班
94
Enhancing coverage for delay fault testing has becoming more important for deep sub-micron designs. The general method in delay fault testing is by scan-based approach. Although the fault coverage of general circuits can be up to at least 60~70 percent, there are still a large portions of faults which can’t be detected. The larger losses in coverage, the more risk of test-escape is induced. In order to gain higher fault coverage, we proposed a new idea that implements two different scan orders by reconfigurable architecture. We generate first scan ordering and second scan ordering with the heuristic algorithms. By our method, for most of sequential elements, we just add a simple multiplexer in hardware realization. Experimental results show the superior of this approach which demonstrates more than 90 percent fault coverage for most of circuits.
Huang, Shun-Jie, and 黃順傑. "Reducing Static and Dynamic Power in Scan Testing." Thesis, 2008. http://ndltd.ncl.edu.tw/handle/67029547627699981970.
Full text國立中興大學
資訊科學與工程學系
96
Static power due to leakage current will become a major source of power consumption in the nanometer technology era. In this paper, we propose a simple yet effective technique for static and dynamic power reduction in the scan test process. The leakage current is restrained by selecting a good primary input vector to control the paths of leakage current in the scan shift process. The proposed method is simulated by SPICE with BPTM 22nm technology, and the results show that on the average 15% total power reduction is achievable by the proposed method. By our analysis, because of large amount of the inverters, and no matter in which input signal the leakage current of an inverter is quite large, so the reduced amount of average power is restrained.
Sangkaralingam, Ranganathan. "Techniques for reducing power dissipation during scan testing." Thesis, 2002. http://wwwlib.umi.com/cr/utexas/fullcit?p3110687.
Full textXie, Zheng-Yi, and 謝政益. "Scan Chain Partitioning for Low Capture Power Testing." Thesis, 2010. http://ndltd.ncl.edu.tw/handle/56590246246816639292.
Full text元智大學
資訊工程學系
98
Power consumption is an important issue for circuit testing. In this paper, we fo-cus on reducing capture power for multiple scan chains testing. This method reduces capture power by disabling as many scan chains as possible while keeping the fault coverage high. Identifying the response data captured for each test pattern, only few of them are specified bits. Only those scan cells that capture specified bits contribute to the fault coverage. The basic idea of this method is to construct multiple scan chains based on the analysis of the criticality of each scan cell so that, in the capture mode, the overall number of scan chains disabled is maximized. Experimental results for the large ISCAS’89 circuits have shown that this method can achieve an average reduction in capture power over 40%.
Lee, Cherng-Hann, and 李承翰. "Chain Decision for Low-Power Multiple Scan Testing." Thesis, 2012. http://ndltd.ncl.edu.tw/handle/60383327710231964956.
Full text中原大學
電子工程研究所
100
In this paper, we propose a method of chain decision for low-power multiple scan chain testing on transition delay faults (TDF). We generated and analyzed the patterns of launch-off-capture (LOC) testing for TDF. These patterns are designed for the multiple scan testing framework, in which each pattern need to shift, launch, and capture data on only one scan chain. Accordingly the flip-flops are selected into separate groups. We revised a previous multiple scan chain division method for stuck-at faults testing with additional consideration of transition bits between the first and second patterns of TDFs. In this method, each pattern produces one active scan chain only, therefore making low-power LOC testing be possible. Currently we have experimented on a part of ISCAS98 circuits to prove the feasibility of proposed method. In the future we will analyze the effect of power reduction on testing, and apply the method to larger ISCAS98 circuits.
Min-Hao, Chiu. "Jump Scan: A DFT Technique for Low Power Testing." 2005. http://www.cetd.com.tw/ec/thesisdetail.aspx?etdun=U0001-2207200500092800.
Full textChiu, Min-Hao, and 邱銘豪. "Jump Scan: A DFT Technique for Low Power Testing." Thesis, 2005. http://ndltd.ncl.edu.tw/handle/52041775619598250286.
Full text國立臺灣大學
電子工程學研究所
93
This paper presents a Jump scan technique (or J-scan) for low power testing. The J-scan shifts two bits of scan data per clock cycle so the scan frequency is halved without increasing the test time. The experimental data show that the proposed technique effectively reduces the test power by 67% compared to the traditional MUX scan. The presented technique requires very few changes in the existing MUX-scan design for testability (DFT) methodology and needs no extra computation. The penalties are area overhead and speed degradation.
Lin, Hsiu-Ting, and 林修霆. "Low Power Test Pattern Generation for Scan-based Testing." Thesis, 2008. http://ndltd.ncl.edu.tw/handle/56294630876466355137.
Full text國立臺灣大學
電子工程學研究所
96
Power dissipation is a serious problem for scan-based testing because it can cause catastrophic damaging of circuit under test or degrade power integrity during test. This thesis proposes two effective low power automatic test pattern generation (ATPG) flows to reduce the peak power during scan-based testing. The first technique is CASPR, Capture and Shift Power Reduction. It includes parity backtrace, confined fault propagation, dynamic controllability, X-filling procedure for both shift and capture, and test regeneration and all techniques of CASPR can be integrated to conventional test generation flow. The experimental data on ISCAS89 benchmark circuits show that CASPR succeed to reduce the peak capture power by 31% and peak shift power by 26% in single stuck at fault test pattern generation with only 11.2% test length overhead. The second technique called CASTR, Capture and Shift Toggle Reduction, proposes a new low power test generation flow to handle the exceeded power noise problem during testing. Exceeded power noise can degrade power integrity and increase the probability of yield loss. We combine both pseudo boolean optimization and random simulation flow into X-Constraint ATPG. Moreover, a modified test regeneration procedure based X-identification techniques is also introduced to further improve the results. In the experimental results, we can reduction the peak shift flip-flop transition count (FFTC), which is showed to be highly correlation with power noise, by 35% with negligible test length overhead by CASTR. The same technique can also be applied for peak capture FFTC reduction.
Lin, Hsiu-Ting. "Low Power Test Pattern Generation for Scan-based Testing." 2008. http://www.cetd.com.tw/ec/thesisdetail.aspx?etdun=U0001-0107200811431900.
Full textLi, Tsung-Yeh, and 李宗燁. "AC+ Scan Based Delay Testing and Characterization over HOY Platform." Thesis, 2009. http://ndltd.ncl.edu.tw/handle/36839372017509198465.
Full text國立清華大學
電機工程學系
97
Small delay defects, often escaping from traditional delay testing, could cause a device to function abnormally in the field. Therefore detecting these defects is often necessary in modern delay testing. To address this issue, we propose three test modes in a new methodology called AC+ scan, meaning that the resolution of traditional AC scan test can be enhanced by embedding an All-Digital Phase-Locked Loop (ADPLL) into a circuit under test (CUT). AC+ scan can be executed by a next-generation test platform, HOY platform. The first test mode of our AC+ scan provides a more efficient way to measure the longest path delay associated with each test pattern. Experimental result shows that this method could greatly reduce the test time by 81.8%. The second test mode is designed for volume production test. It could effectively detect small delay defects and provide fast characterization on those defective chips for further processing. This mode could be used to help predict which chips will be more likely to cause failure in the field. The third test mode is to extract the waveform of each flip-flop’s output in a real chip. This is made possible by taking advantage of the almost unlimited test memory on HOY test platform, so that we could easily store a great volume of data and reconstruct the waveform for post-silicon debug. We have successfully manufactured a Viterbi decoder chip with feature of AC+ scan inside to demonstrate its capability.
Hu, Kai-Shun, and 胡凱舜. "A Low Power Test Pattern Generation Methodology for Scan Testing." Thesis, 2007. http://ndltd.ncl.edu.tw/handle/10268214800467270201.
Full text國立臺灣大學
電機工程學研究所
95
Average and peak power management has become a serious challenge for scan-based testing. This thesis proposes a test pattern generation methodology that reduces the power dissipation during the shift and capture cycles of conventional scan testing. The proposed methodology utilizes a power-constrained ATPG engine and a dynamic compaction scheme to generate partially specified low power patterns. Then, X-filling together with test pattern ordering is employed to enhance the achievable power reduction. Besides, a mechanism of integration with commercial ATPG is proposed which iteratively replaces the high power consumption patterns with low power ones. Furthermore, the proposed low power test pattern generation methodology can be extent to various fault models, different test application scheme, and different test application conditions. The proposed technique is validated using ISCAS89 benchmark circuits.
Ho, Chia-Ming, and 何嘉銘. "Novel Scan Techniques for Low Power and Low Cost Testing." Thesis, 2005. http://ndltd.ncl.edu.tw/handle/53753819128553217409.
Full text國立成功大學
電機工程學系碩博士班
93
With the progress of very large scale integration (VLSI) techniques, the circuit complexity increases dramatically. To enhance the testability of the circuit, many design for testability (DFT) techniques are developed. Scan technique is one of these techniques and is widely used in industry. However, excess power dissipation and large test cost are two critical problems of scan testing. The test cost is composed of three main factors, namely test application time, test data volume and the number of test pins. In the power aspect, recently the multiple capture orders technique has been used to reduce both average and peak power dissipation. The technique, however, requires long test generation time. In this thesis, we propose a modified test pattern generation procedure to shorten the test pattern generation time. Furthermore, we propose a novel scan technique to reduce the test application time, test data volume, and test power dissipation simultaneously. The basic idea is to analyze the compatibility of scan flip-flops and construct multiple scan chains with single scan input without any fault coverage degradation. This technique can be directly applied to the configuration of multiple scan inputs according to the number of available test channels. Besides, we also give a low power technique applied to our scan architecture. Experimental results for large ISCAS’89 benchmark circuits show that with single scan input, the proposed method can reduce the test application time and test data volume by 90%, and reduce power dissipation by 96.3% in average compared with conventional scan methodology. As described above, we can efficiently reduce the test power dissipation and can reduce the test application time and test data volume without extra test pins. Hence, the two critical problems of scan testing can be solved.
Hu, Kai-Shun. "A Low Power Test Pattern Generation Methodology for Scan Testing." 2007. http://www.cetd.com.tw/ec/thesisdetail.aspx?etdun=U0001-2507200711194500.
Full textChen, Tsung-Tang, and 陳宗塘. "X-Filling Methodology for Power-Aware At-Speed Scan Testing." Thesis, 2009. http://ndltd.ncl.edu.tw/handle/46630519415611587303.
Full text淡江大學
電機工程學系碩士班
97
ATPG-based technique for reducing shift and capture power during scan testing is presented without any influence on fault coverage. This paper presents an X-filling approach called Adjacent Backtracing fill (AB-fill). Adjacent Backtracing fill, in which both the adjacent and backtracing filling algorithm are used, is integrated in the ATPG algorithm to reduce capture power while feeding the first test pattern into CUT. After our AB-fill approach for at-speed scan testing, all of test patterns have assigned as partially-specified values with a small number of unknown value (x) bits as in test compression, and it is a low capture power and considering the shift power test pattern. Experimental results for ISCAS’89 benchmark circuits show that the proposed scheme respectively outperforms previous method in capture power.
Liu, Yu-Ping, and 劉裕平. "Improving Speed-Path Diagnosis Resolution for At-Speed Scan Testing." Thesis, 2012. http://ndltd.ncl.edu.tw/handle/97853845666519797857.
Full text國立臺灣大學
電子工程學研究所
100
The operating clock frequency is an important performance metric of a high performance VLSI (very large-scale integration) product. Pushing clock frequency to a higher level through several design iterations (or design stepping) has become an important part of design process. In design stepping, speed-path is the path that limits the performance of a chip. The speed-path has different definition from critical path. Critical path is the path with longest delay in the nominal design, whereas there can be many speed-paths after manufacturing. The speed-path identification plays a critical role for design performance optimization. However, as the chip density keeps growing, it becomes challenging to find speed-paths of one chip from all sensitized paths with at-speed scan test patterns. In this work, we use the method in [1] to generate an initial speed-path candidate (or suspect) set which has been proved to contain all real speed-paths. At first we derive a methodology to find conclusive speed-path by observing the relationship between the speed-path suspects. Then for the other speed-paths suspects called inconclusive speed-paths, we use a novel Boolean expression algorithm to provide a solution set for all possible combinations that describe the observed failing bits. By dealing with these Boolean expressions, we can remove fake speed-paths that cannot result in errors on the output. Finally we can feedback the conclusive speed-path and the remaining speed-paths to debug engineer to do design fix and performance optimization.
Bing-Ling, Tsai. "A Test Vector Ordering Approach for Power Reduction during Scan Testing." 2005. http://www.cetd.com.tw/ec/thesisdetail.aspx?etdun=U0009-0112200611294168.
Full text