Books on the topic 'Multi-Processor System-on-Chip'

To see the other types of publications on this topic, follow the link: Multi-Processor System-on-Chip.

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 23 books for your research on the topic 'Multi-Processor System-on-Chip.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse books on a wide variety of disciplines and organise your bibliography correctly.

1

Wieferink, Andreas. Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms. Dordrecht: Springer Science+Business Media B.V., 2008.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
2

Wang, Zheng, and Anupam Chattopadhyay. High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip. Singapore: Springer Singapore, 2018. http://dx.doi.org/10.1007/978-981-10-1073-6.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Rousseau, Frédéric, and Liliana Andrade. Multi-Processor System-On-Chip 1: Architectures. Wiley & Sons, Incorporated, John, 2021.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
4

Rousseau, Frédéric, and Liliana Andrade. Multi-Processor System-On-Chip 1: Architectures. Wiley & Sons, Incorporated, John, 2021.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
5

Rousseau, Frédéric, and Liliana Andrade. Multi-Processor System-On-Chip 2: Applications. Wiley & Sons, Incorporated, John, 2021.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
6

Rousseau, Frédéric, and Liliana Andrade. Multi-Processor System-On-Chip 2: Applications. Wiley & Sons, Incorporated, John, 2021.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
7

Rousseau, Frédéric, and Liliana Andrade. Multi-Processor System-On-Chip 1: Architectures. Wiley & Sons, Incorporated, John, 2021.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
8

Rousseau, Frédéric, and Liliana Andrade. Multi-Processor System-On-Chip 2: Applications. Wiley & Sons, Incorporated, John, 2021.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
9

Rousseau, Frédéric, and Liliana Andrade. Multi-Processor System-On-Chip 2: Applications. Wiley & Sons, Incorporated, John, 2021.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
10

Rousseau, Frédéric, and Liliana Andrade. Multi-Processor System-On-Chip 1: Architectures. Wiley & Sons, Incorporated, John, 2021.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
11

Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms. Dordrecht: Springer Netherlands, 2008. http://dx.doi.org/10.1007/978-1-4020-8652-6.

Full text
APA, Harvard, Vancouver, ISO, and other styles
12

Meyr, Heinrich, Rainer Leupers, and Andreas Wieferink. Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms. Wieferink Andreas Meyr Heinrich Leupers Rainer, 2010.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
13

Meyr, Heinrich, Rainer Leupers, and Andreas Wieferink. Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms. Springer, 2008.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
14

Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms. Springer Netherlands, 2006. http://dx.doi.org/10.1007/1-4020-4826-2.

Full text
APA, Harvard, Vancouver, ISO, and other styles
15

Kogel, Tim, Heinrich Meyr, and Rainer Leupers. Integrated System-Level Modeling of Network-on-Chip Enabled Multi-Processor Platforms. Springer, 2010.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
16

Kogel, Tim, Heinrich Meyr, and Rainer Leupers. Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms. Springer, 2008.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
17

Kogel, Tim, Heinrich Meyr, and Rainer Leupers. Integrated System-Level Modeling of Network-On-Chip Enabled Multi-Processor Platforms. Springer London, Limited, 2006.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
18

Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms. Springer, 2006.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
19

Wang, Zheng, and Anupam Chattopadhyay. High-Level Estimation and Exploration of Reliability for Multi-Processor System-On-Chip. Springer Singapore Pte. Limited, 2017.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
20

Wang, Zheng, and Anupam Chattopadhyay. High-Level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip. Springer London, Limited, 2017.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
21

Wang, Zheng, and Anupam Chattopadhyay. High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip. Springer, 2018.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
22

Aiyappa, Rekha. DM920 Multi-Core Net Work Media Processor System-On-Chip (SoC) with Integrated Wi-Fi. Microchip Technology Incorporated, 2014.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
23

Aiyappa, Rekha. DM920 Multi-Core Network Media Processor System-On-Chip (SoC) with Integrated Wi-Fi® Data Sheet. Microchip Technology Incorporated, 2014.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography