Academic literature on the topic 'Low-Cost silicon'

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Low-Cost silicon.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "Low-Cost silicon"

1

Chatzakis, J., S. Hassan, E. Clark, and M. Tatarakis. "A 1GHz Low-cost, Ultra Low-noise Preamplifier." WSEAS TRANSACTIONS ON ELECTRONICS 11 (September 1, 2020): 120–26. http://dx.doi.org/10.37394/232017.2020.11.15.

Full text
Abstract:
A high quality, compact 1GHz preamplifier suitable for operation in conjunction with micro channelplates (MCP) and silicon Photomultipliers (SiPM), that is comprised of two integrated circuits is described inthis paper. The amplifier requires no adjustment and has a flat response from low frequencies and adequatebandwidth for high speed measurement systems.
APA, Harvard, Vancouver, ISO, and other styles
2

Tamboli, Adele C., David C. Bobela, Ana Kanevce, Timothy Remo, Kirstin Alberi, and Michael Woodhouse. "Low-Cost CdTe/Silicon Tandem Solar Cells." IEEE Journal of Photovoltaics 7, no. 6 (November 2017): 1767–72. http://dx.doi.org/10.1109/jphotov.2017.2737361.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Khoury, H. J., C. A. Hazin, A. P. Mascarenhas, and E. F. da Silva. "Low Cost Silicon Photodiode for Electron Dosimetry." Radiation Protection Dosimetry 84, no. 1 (August 1, 1999): 341–43. http://dx.doi.org/10.1093/oxfordjournals.rpd.a032751.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Kress, A., R. Kuhn, P. Fath, G. P. Willeke, and E. Bucher. "Low-cost back contact silicon solar cells." IEEE Transactions on Electron Devices 46, no. 10 (1999): 2000–2004. http://dx.doi.org/10.1109/16.791988.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Burtescu, S., C. Parvulescu, F. Babarada, and E. Manea. "The low cost multicrystalline silicon solar cells." Materials Science and Engineering: B 165, no. 3 (December 2009): 190–93. http://dx.doi.org/10.1016/j.mseb.2009.08.009.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Hampel, Jonathan, Philipp Ehrenreich, Norbert Wiehl, Jens Volker Kratz, and Stefan Reber. "HCl gas gettering of low-cost silicon." physica status solidi (a) 210, no. 4 (January 14, 2013): 767–70. http://dx.doi.org/10.1002/pssa.201200885.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Kondo, Naoki, Mikinori Hotta, and Tatsuki Ohji. "Low-Cost Silicon Nitride from β-Silicon Nitride Powder and by Low-Temperature Sintering." International Journal of Applied Ceramic Technology 12, no. 2 (August 8, 2013): 377–82. http://dx.doi.org/10.1111/ijac.12157.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Matsuura, Hideharu, Shungo Sakurai, Yuya Oda, Shinya Fukushima, Shohei Ishikawa, Akinobu Takeshita, and Atsuki Hidaka. "Gated Silicon Drift Detector Fabricated from a Low-Cost Silicon Wafer." Sensors 15, no. 5 (May 22, 2015): 12022–33. http://dx.doi.org/10.3390/s150512022.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Lo Faro, Maria, Antonio Leonardi, Dario Morganti, Barbara Fazio, Ciro Vasi, Paolo Musumeci, Francesco Priolo, and Alessia Irrera. "Low Cost Fabrication of Si NWs/CuI Heterostructures." Nanomaterials 8, no. 8 (July 25, 2018): 569. http://dx.doi.org/10.3390/nano8080569.

Full text
Abstract:
In this paper, we present the realization by a low cost approach compatible with silicon technology of new nanostructures, characterized by the presence of different materials, such as copper iodide (CuI) and silicon nanowires (Si NWs). Silicon is the principal material of the microelectronics field for its low cost, easy manufacturing and market stability. In particular, Si NWs emerged in the literature as the key materials for modern nanodevices. Copper iodide is a direct wide bandgap p-type semiconductor used for several applications as a transparent hole conducting layers for dye-sensitized solar cells, light emitting diodes and for environmental purification. We demonstrated the preparation of a solid system in which Si NWs are embedded in CuI material and the structural, electrical and optical characterization is presented. These new combined Si NWs/CuI systems have strong potentiality to obtain new nanostructures characterized by different doping, that is strategic for the possibility to realize p-n junction device. Moreover, the combination of these different materials opens the route to obtain multifunction devices characterized by promising absorption, light emission, and electrical conduction.
APA, Harvard, Vancouver, ISO, and other styles
10

Rahali, F., S. Ansermet, J. Ardalan, and D. Otter. "Low‐cost Integrated Silicon Sensors for Industrial Applications." Microelectronics International 11, no. 3 (March 1994): 18–21. http://dx.doi.org/10.1108/eb044540.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Dissertations / Theses on the topic "Low-Cost silicon"

1

Duran, Joshua. "Silicon-Based Infrared Photodetectors for Low-Cost Imaging Applications." University of Dayton / OhioLINK, 2019. http://rave.ohiolink.edu/etdc/view?acc_num=dayton155653478017603.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Orholor, Ayomanor Benedict. "The production of low-cost solar grade silicon from rice husk." Thesis, Sheffield Hallam University, 2017. http://shura.shu.ac.uk/23502/.

Full text
Abstract:
Rice husk, an agricultural waste product obtained in large quantities in many countries including Nigeria, is very rich in siliceous materials. It has been known for several decades that, with careful processing, rice husk can be a source of metallurgical grade silicon. In Nigeria this would have the benefit of transforming large volumes (> 600,000 tonnes per annum) of agricultural waste into a partial solution to that country's issue with energy distribution. In this work, silica of between 95.24% and 98.03% purity has been prepared from RHA (ashed at 700°C, 800°C, 900°C and 1000°C for either 5hrs or 12 hours). Additionally, the silica value was boosted by use of hydrometallurgical purification process. The improved purification processes yielded 99.18% and 99.51% of silica. Removal of many metallic trace impurities was significant: MgO (98.33%), AI2O3 (96.77%), Mn3O4 (80%), SO3 (55%), CaO (97.92%), B (73.91%) and P2O5 (88.34%) are removed by leaching. Impurities such as Na2O, Fe2O3 and K2O are almost completely leached out beyond detection of the XRF after the final processing step. Metallothermic reduction of the purified RHA with magnesium was investigated and post hydrometallurgical purification to further eliminate all soluble impurity. XRF and EDS showed P was reduced below their detection limit. The XRD showed that RHA transformation from amorphous to crystalline material depends on temperature and time. TEM investigation shows that derived silicon consist of agglomerate polycrystalline materials. TG analysed the the devolatilization, combustion and mass gain in RHA. The effectiveness of each stage of hydrometallurgical process in removing impurity elements was presented. While the hydrometallurgical purification of RHA is effective in removing impurities such as Ti and Fe to levels below the limits of detection of X-ray fluorescence (XRF), B levels was reduced to 22 ppm. Solvent refining process was done using Sn as a selected gettering metal for B in silicon.
APA, Harvard, Vancouver, ISO, and other styles
3

Prabhakar, Sandesh. "Algorithms and Low Cost Architectures for Trace Buffer-Based Silicon Debug." Thesis, Virginia Tech, 2009. http://hdl.handle.net/10919/35931.

Full text
Abstract:
An effective silicon debug technique uses a trace buffer to monitor and capture a portion of the circuit response during its functional, post-silicon operation. Due to the limited space of the available trace buffer, selection of the critical trace signals plays an important role in both minimizing the number of signals traced and maximizing the observability/restorability of other untraced signals during post-silicon validation. In this thesis, a new method is proposed for trace buffer signal selection for the purpose of post-silicon debug. The selection is performed by favoring those signals with the most number of implications that are not implied by other signals. Then, based on the values of the traced signals during silicon debug, an algorithm which uses a SAT-based multi-node implication engine is introduced to restore the values of untraced signals across multiple time-frames. A new multiplexer-based trace signal interconnection scheme and a new heuristic for trace signal selection based on implication-based correlation are also described. By this approach, we can effectively trace twice as many signals with the same trace buffer width. A SAT-based greedy heuristic is also proposed to prune the selected trace signal list further to take into account those multi-node implications. A state restoration algorithm is developed for the multiplexer-based trace signal interconnection scheme. Experimental results show that the proposed approaches select the trace signals effectively, giving a high restoration percentage compared with other techniques. We finally propose a lossless compression technique to increase the capacity of the trace buffer. We propose real-time compression of the trace data using Frequency-Directed Run-Length (FDR) code. In addition, we also propose source transformation functions, namely difference vector computation, efficient ordering of trace flip-flops and alternate vector reversal that reduces the entropy of the trace data, making them more amenable for compression. The order of the trace flip-flops is computed off-chip using a probabilistic algorithm. The difference vector computation and alternate vector reversal are implemented on-chip and incurs negligible hardware overhead. Experimental results for sequential benchmark circuits shows that this method gives a better compression percentage compared to dictionary-based techniques and yields up to 3X improvement in the diagnostic capability. We also observe that the area overhead of the proposed approach is less compared to dictionary-based compression techniques.
Master of Science
APA, Harvard, Vancouver, ISO, and other styles
4

Lai, Jiun-Hong. "Development of low-cost high-efficiency commercial-ready advanced silicon solar cells." Diss., Georgia Institute of Technology, 2014. http://hdl.handle.net/1853/52234.

Full text
Abstract:
The objective of the research in this thesis is to develop manufacturable high-efficiency silicon solar cells at low-cost through advanced cell design and technological innovations using industrially feasible processes and equipment on commercial grade Czochralski (Cz) large-area (239 cm2) silicon wafers. This is accomplished by reducing both the electrical and optical losses in solar cells through fundamental understanding, applied research and demonstrating the success by fabricating large-area commercial ready cells with much higher efficiency than the traditional Si cells. By developing and integrating multiple efficiency enhancement features, namely low-cost high sheet resistance homogeneous emitter, optimized surface passivation, optimized rear reflector, back line contacts, and improved screen-printing with narrow grid lines, 20.8% efficient screen-printed PERC (passivated emitter and rear cell) solar cells were achieved on commercial grade 239 cm2 p-type Cz silicon wafers.
APA, Harvard, Vancouver, ISO, and other styles
5

Krygowski, Thomas Wendell. "A novel simultaneous diffusion technology for low-cost, high-efficiency silicon solar cells." Diss., Georgia Institute of Technology, 1998. http://hdl.handle.net/1853/22973.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Chen, Chia-Wei. "Low cost high efficiency screen printed solar cells on Cz and epitaxial silicon." Diss., Georgia Institute of Technology, 2016. http://hdl.handle.net/1853/54968.

Full text
Abstract:
The objective of this research is to achieve high-efficiency, low-cost, commercial-ready, screen-printed Silicon (Si) solar cells by reducing material costs and raising cell efficiencies. Two specific solutions to material cost reduction are implemented in this thesis. The first one is low to medium concentrator (2-20 suns) Si solar cells. By using some optics to concentrate sunlight, the same amount of output power can be achieved with cell area reduced by a factor equal to the concentration ratio. Since the cost of optics is less than the semiconductor material, electricity price from the concentrator photovoltaics (PV) system is therefore reduced. The second solution is the use of epitaxially grown Si (epi-Si) wafers. This epi-Si technology bypasses three costly process steps (the need for polycrystalline silicon feedstock, ingot growth, and wafer slicing) compared to the traditional Si wafer technology and therefore reduces the material cost by up to 50% in a finished PV module. In addition, high efficiency Si solar cells with reduced metal contact recombination are studied and modeled by implementation of passivated contacts composed of tunnel oxide, n+ polycrystalline Si and metal on top of n-type Si absorber to reduce the cost ($/Wp) of PV module.
APA, Harvard, Vancouver, ISO, and other styles
7

Ryu, Kyung Sun. "Development of low-cost and high-efficiency commercial size n-type silicon solar cells." Diss., Georgia Institute of Technology, 2015. http://hdl.handle.net/1853/53842.

Full text
Abstract:
The objective of the research in this thesis was to develop high-efficiency n-type silicon solar cells at low-cost to reach grid parity. This was accomplished by reducing the electrical and optical losses in solar cells through understanding of fundamental physics and loss mechanisms, development of process technologies, cell design, and modeling. All these technology enhancements provided a 3.44% absolute increase in efficiency over the 17.4% efficient n-type PERT solar cell. Finally, 20.84% efficient n-type PERT (passivated emitter and rear totally diffused) solar cells were achieved on commercial grade 239cm2 n-type Cz silicon wafers with optimized front boron emitter without boron-rich layer and phosphorus back surface field, silicon dioxide/silicon nitride stack for surface passivation, optimized front grid pattern with screen printed 5 busbars and 100 gridlines, and improved rear contact with laser opening and physical vapor deposition aluminum. This thesis also suggested research directions to improve cell efficiency further and attain ≥21% efficient n-type solar cells which involves three additional technology developments including the use of floating busbars, selective emitters, and negatively charged aluminum oxide (Al2O3) film for boron emitter surface passivation.
APA, Harvard, Vancouver, ISO, and other styles
8

Berrada, Sounni Amine. "Low cost manufacturing of light trapping features on multi-crystalline silicon solar cells : jet etching method and cost analysis." Thesis, Massachusetts Institute of Technology, 2010. http://hdl.handle.net/1721.1/61522.

Full text
Abstract:
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Mechanical Engineering; and, (S.M. in Technology and Policy)--Massachusetts Institute of Technology, Engineering Systems Division, Technology and Policy Program, 2010.
This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives and Special Collections.
Cataloged from student-submitted PDF version of thesis.
Includes bibliographical references (p. 127-128).
An experimental study was conducted in order to determine low cost methods to improve the light trapping ability of multi-crystalline solar cells. We focused our work on improving current wet etching methods to achieve the desired light trapping features which consists in micro-scale trenches with parabolic cross-sectional profiles with a target aspect ratio of 1.0. The jet etching with a hard mask method, which consists in impinging a liquid mixture of hydrofluoric, nitric and acetic acids through the opening of hard mask, was developed. First, a computational fluid dynamics simulation was conducted to determine the desired jet velocity and angle to be used in our experiments. We find that using a jet velocity of 3 m/s and a jetting angle of 45° yields the necessary flow characteristics for etching high aspect ratio features. Second, we performed experiments to determine the effect of jet etching using a photo-resist mask and thermally grown silicon oxide mask on multiple silicon substrates : <100>, <110>, <111> and multi-crystalline silicon. Compared to a baseline of etching with no jet, we find that the jet etching process can improve the light trapping ability of the baseline features by improving their aspect ratio up to 65.2% and their light trapping ability up to 38.1%. The highest aspect ratio achieved using the jet etching process was 0.62. However, it must be noted that the repeatability of the results was not consistent: significant variations in the results of the same experiment occurred, making the jet etching process promising but difficult to control. Finally, we performed a cost analysis in order to determine the minimum efficiency that a jet etching process would have to achieve to be cost competitive and its corresponding features aspect ratio. We find that a minimum cell efficiency of 16.63% and feature aspect ratios of 0.57 are necessary for cost competitiveness with current solar cell manufacturing technology.
by Amine Berrada Sounni.
S.M.in Technology and Policy
S.M.
APA, Harvard, Vancouver, ISO, and other styles
9

Statnikov, Konstantin [Verfasser]. "Towards Multi-Dimensional Terahertz Imaging Systems Based on Low-Cost Silicon Technologies / Konstantin Statnikov." München : Verlag Dr. Hut, 2016. http://d-nb.info/1097818268/34.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Lopez, Parra Marcelo. "The design, manufacture and testing of a low-cost cleanroom robot for handling silicon wafers." Thesis, Cranfield University, 1994. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.260098.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Books on the topic "Low-Cost silicon"

1

Muller, J. C. Low cost implantation into silicon. Luxembourg: Commission of the European Communities, 1985.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
2

R, Levine Stanley, and United States. National Aeronautics and Space Administration., eds. Low cost fabrication of silicon carbide based ceramics and fiber reinforced composites. [Washington, DC]: National Aeronautics and Space Administration, 1995.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
3

Antoniadis, Homer. High efficiency, low cost solar cells manufactured using "Silicon Ink" on thin crystalline silicon wafers: October 2009 - November 2010. Golden, CO: National Renewable Energy Laboratory, 2011.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
4

Ricaud, A. Implementation of low cost semicrystalline silicon solar cells process and characterization of solar grade polysilicon. Luxembourg: Commission of the European Communities, 1986.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
5

A, Neugroschel, and United States. National Aeronautics and Space Administration, eds. Heavy doping effects in high efficiency silicon solar cells: Quarterly report for period covering January 1, 1986 - March 31, 1986. [Washington, DC: National Aeronautics and Space Administration, 1986.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
6

United States. National Aeronautics and Space Administration., ed. Ultra-low-cost room temperature SiC thin films: Final report, NASA research grant no. NAG3-1828 for the period April 8, 1996 to September 30, 1996. [Cleveland, Ohio?]: The Center, 1997.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
7

Larsen, A. Nylandsted. Production of solar cells on the basis of low cost silicon by application of ion implantation and light-induced transient heating. Luxembourg: Commission of the European Communities, 1985.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
8

National Aeronautics and Space Administration (NASA) Staff. Structure of Deformed Silicon and Implications for Low Cost Solar Cells. Independently Published, 2018.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
9

National Aeronautics and Space Administration (NASA) Staff. Delayed Fracture of Silicon: Silicon Sheet Growth Development for the Large Area Silicon Sheet Task of the Low Cost Silicon Solar Array Project. Independently Published, 2018.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
10

National Aeronautics and Space Administration (NASA) Staff. Low Cost Fabrication of Silicon Carbide Based Ceramics and Fiber Reinforced Composites. Independently Published, 2018.

Find full text
APA, Harvard, Vancouver, ISO, and other styles

Book chapters on the topic "Low-Cost silicon"

1

Fraas, Lewis M. "Terrestrial Silicon Solar Cells Today." In Low-Cost Solar Electric Power, 63–71. Cham: Springer International Publishing, 2014. http://dx.doi.org/10.1007/978-3-319-07530-3_5.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Fraas, Lewis M., and Mark J. O’Neill. "Terrestrial Silicon Solar Cells Today." In Low-Cost Solar Electric Power, 61–69. Cham: Springer International Publishing, 2023. http://dx.doi.org/10.1007/978-3-031-30812-3_5.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Plais, F., C. Collet, O. Huet, P. Legagneux, D. Pribat, C. Reita, and C. Walaine. "Low Temperature Polysilicon Technology: A low cost SOI technology?" In Perspectives, Science and Technologies for Novel Silicon on Insulator Devices, 63–74. Dordrecht: Springer Netherlands, 2000. http://dx.doi.org/10.1007/978-94-011-4261-8_6.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Roy, Rabindra, Kaushik Roy, and Abhijit Chatterjee. "Stress Testing: A Low Cost Alternative for Burn-in." In VLSI: Integrated Systems on Silicon, 526–39. Boston, MA: Springer US, 1997. http://dx.doi.org/10.1007/978-0-387-35311-1_43.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Poortmans, Jef. "Epitaxial Thin Film Crystalline Silicon Solar Cells on Low Cost Silicon Carriers." In Thin Film Solar Cells, 1–38. Chichester, UK: John Wiley & Sons, Ltd, 2006. http://dx.doi.org/10.1002/0470091282.ch1.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Geng, Xinhua, and Jianjun Zhang. "Study of Low-Cost Silicon Based Thin Film Solar Cells." In Proceedings of ISES World Congress 2007 (Vol. I – Vol. V), 1228–30. Berlin, Heidelberg: Springer Berlin Heidelberg, 2008. http://dx.doi.org/10.1007/978-3-540-75997-3_246.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Anakal, Sudhir, and P. Sandhya. "Low-Cost IoT Based Spirometer Device with Silicon Pressure Sensor." In Advances in Intelligent Systems and Computing, 153–61. Singapore: Springer Singapore, 2020. http://dx.doi.org/10.1007/978-981-15-2475-2_14.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Vigna, Benedetto, Fabio Pasolini, Roberto de Nuccio, Macro Capovilla, Luciano Prandi, and Fabio Biganzoli. "Low Cost Silicon Coriolis’ Gyroscope Paves the Way to Consumer IMU." In NATO Science for Peace and Security Series B: Physics and Biophysics, 67–74. Dordrecht: Springer Netherlands, 2010. http://dx.doi.org/10.1007/978-90-481-3807-4_5.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Martinuzzi, S., I. Périchaud, J. Gervais, and D. Sarti. "Towards Low Cost Multicrystalline Silicon Wafers for High Efficiency Solar Cells." In Tenth E.C. Photovoltaic Solar Energy Conference, 320–23. Dordrecht: Springer Netherlands, 1991. http://dx.doi.org/10.1007/978-94-011-3622-8_82.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Somberg, Howard. "Improvements in Direct-Cast Silicon Sheet for Low-Cost Solar Cells." In Seventh E.C. Photovoltaic Solar Energy Conference, 782–86. Dordrecht: Springer Netherlands, 1987. http://dx.doi.org/10.1007/978-94-009-3817-5_138.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "Low-Cost silicon"

1

Wolfe, Dan, and Keith Goossen. "Low Cost Optofluidic Smart Glass." In Integrated Photonics Research, Silicon and Nanophotonics. Washington, D.C.: OSA, 2016. http://dx.doi.org/10.1364/iprsn.2016.jw4a.3.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Zimmermann, Horst, and Horst Dietrich. "Low-cost silicon receiver OEICs." In International Symposium on Optoelectonics and Microelectronics, edited by Qin-Yi Tong and Ulrich M. Goesele. SPIE, 2001. http://dx.doi.org/10.1117/12.444680.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Mede, Matt. "Low cost solar silicon production." In SPIE Solar Energy + Technology, edited by Frank E. Osterloh. SPIE, 2009. http://dx.doi.org/10.1117/12.823606.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Mott, John R., Julio A. Bragagnolo, and Michael P. Hayes. "Low cost, low CO2 emission solar grade silicon." In 2010 35th IEEE Photovoltaic Specialists Conference (PVSC). IEEE, 2010. http://dx.doi.org/10.1109/pvsc.2010.5615923.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Ribeiro, J. F., S. Pimenta, H. C. Fernandes, S. B. Goncalves, M. R. Souto, A. M. Goncalves, N. A. P. de Vasconcelos, P. Monteiro, and J. H. Correia. "Low-cost Non-etched Silicon Neural Probe." In 2019 9th International IEEE/EMBS Conference on Neural Engineering (NER). IEEE, 2019. http://dx.doi.org/10.1109/ner.2019.8716910.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Cocorullo, Giuseppe, Francesco G. Della Corte, Rosario De Rosa, Ivo Rendina, Alfredo Rubino, and Ezio Terzini. "Amorphous silicon waveguides and interferometers for low-cost silicon optoelectronics." In Optoelectronics and High-Power Lasers & Applications, edited by Giancarlo C. Righini, S. Iraj Najafi, and Bahram Jalali. SPIE, 1998. http://dx.doi.org/10.1117/12.298212.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Ahmad, Harith, Kavintheran Thambiratnam, Tan Chee Leong, Tamil Many K. Thandavam, and Rizal Ramli. "Low-cost SWIR Silicon-based Graphene Oxide Photodetector." In 2019 IEEE 9th International Nanoelectronics Conferences (INEC). IEEE, 2019. http://dx.doi.org/10.1109/inec.2019.8853864.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Sauar, Erik. "A path towards low-cost crystalline silicon PV." In 2008 33rd IEEE Photovolatic Specialists Conference (PVSC). IEEE, 2008. http://dx.doi.org/10.1109/pvsc.2008.4922455.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Nazirzadeh, M. A., Fatih B. Atar, B. Berkan Turgut, and Ali K. Okyay. "Ultra-low-cost near-infrared photodetectors on silicon." In SPIE OPTO, edited by Graham T. Reed and Michael R. Watts. SPIE, 2015. http://dx.doi.org/10.1117/12.2078913.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Zhang, Peng, Bo Tang, Bin Li, Yan Yang, Ruonan liu, TingTing Li, Zhihua Li, and Fujiang Lin. "Low cost test system for silicon photonics testing." In Real-time Photonic Measurements, Data Management, and Processing IV, edited by Bahram Jalali, Ming Li, and Mohammad Hossein Asghari. SPIE, 2019. http://dx.doi.org/10.1117/12.2537170.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Reports on the topic "Low-Cost silicon"

1

King, David M., Arrelaine Dameron, Paul Lichty, and James Trevey. Low-Cost Encapsulation of Silicon-Based Nanopowders Final Report. Office of Scientific and Technical Information (OSTI), March 2018. http://dx.doi.org/10.2172/1429761.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Costantino, Henry, Avery Sakshaug, Chris Timmons, and Abirami Dhanabalan. LOW COST MANUFACTURING OF ADVANCED SILICON-BASED ANODE MATERIALS. Office of Scientific and Technical Information (OSTI), September 2019. http://dx.doi.org/10.2172/1567700.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Antoniadis, H. High Efficiency, Low Cost Solar Cells Manufactured Using 'Silicon Ink' on Thin Crystalline Silicon Wafers. Office of Scientific and Technical Information (OSTI), March 2011. http://dx.doi.org/10.2172/1010461.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Ringel, Steven. III-V/Active-Silicon Integration for Low-Cost High-Performance Concentrator Photovoltaics. Office of Scientific and Technical Information (OSTI), December 2017. http://dx.doi.org/10.2172/1435637.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

ROHATGI, A., S. NARASIMHA, J. MOSCHER, A. EBONG, S. KAMRA, T. KRYGOWSKI, P. DOSHI, A. RISTOW, V. YELUNDUR, and DOUGLAS S. RUBY. Fundamental understanding and development of low-cost, high-efficiency silicon solar cells. Office of Scientific and Technical Information (OSTI), May 2000. http://dx.doi.org/10.2172/755468.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Buonassisi, Tonio. Defect Engineering, Cell Processing, and Modeling for High-Performance, Low-Cost Crystalline Silicon Photovoltaics. Office of Scientific and Technical Information (OSTI), February 2013. http://dx.doi.org/10.2172/1064431.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Sturm, James. HOLE-BLOCKING LAYERS FOR SILICON/ORGANIC HETEROJUNCTIONS: A NEW CLASS OF HIGH-EFFICIENCY LOW-COST PV. Office of Scientific and Technical Information (OSTI), December 2017. http://dx.doi.org/10.2172/1421786.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Agarwal, Sumit. Final Report: New Approaches to Low-Cost Scalable Doping of Interdigitated back Contact Silicon Solar Cells. Office of Scientific and Technical Information (OSTI), March 2021. http://dx.doi.org/10.2172/1843023.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Imhof, Howard, and Rchardi Stephenson. Improvement of screen-printable metallization paste for low-cost silicon solar cells utilizing silver coated copper powders. Office of Scientific and Technical Information (OSTI), February 2024. http://dx.doi.org/10.2172/2315628.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Liu, Zhe, Sara Bonner, Tonio Buonassisi, and Emanuel Sachs. Low Cost (CAPEX and variable): Tool design for cell and module fabrication with thin, free-standing silicon wafers. Office of Scientific and Technical Information (OSTI), April 2020. http://dx.doi.org/10.2172/1618395.

Full text
APA, Harvard, Vancouver, ISO, and other styles
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography