Contents
Academic literature on the topic 'IP-ядра'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'IP-ядра.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Journal articles on the topic "IP-ядра"
Осипенко, П. Н. "БЛОК ТЕНЗОРНЫХ ВЫЧИСЛЕНИЙ ДЛЯ УСКОРЕНИЯ РАСЧЕТА ИСКУССТВЕННЫХ НЕЙРОННЫХ СЕТЕЙ." Nanoindustry Russia 13, no. 5s (December 28, 2020): 297–300. http://dx.doi.org/10.22184/1993-8578.2020.13.5s.297.300.
Full textVoronov, K. E., K. I. Sukhachev, and D. S. Vorobev. "Development of Control Module Based on a Computing IP-Core." Rocket-space device engineering and information systems 8, no. 1 (2021): 24–38. http://dx.doi.org/10.30894/issn2409-0239.2021.8.1.24.38.
Full textМельник, В., К. Мельник, O. Кузьмич, Н. Багнюк, and O. Кравець. "Дослідження покращення внутрішніх та зовнішніх параметрів швидкодії зв’язку на кластері комунікуючих віртуальних машин." COMPUTER-INTEGRATED TECHNOLOGIES: EDUCATION, SCIENCE, PRODUCTION, no. 39 (May 21, 2020): 162–74. http://dx.doi.org/10.36910/6775-2524-0560-2020-39-28.
Full textПирогов, А. А., Ю. А. Пирогова, С. А. Гвозденко, Д. В. Шардаков, and Э. В. Сёмка. "DEVELOPMENT OF A PROCEDURE FOR DESIGNING DIGITAL AUTOMATES WITH MEMORY ON FPGA." ВЕСТНИК ВОРОНЕЖСКОГО ГОСУДАРСТВЕННОГО ТЕХНИЧЕСКОГО УНИВЕРСИТЕТА, no. 6 (January 10, 2021): 61–68. http://dx.doi.org/10.36622/vstu.2020.16.6.009.
Full textПирогов, А. А., Ю. А. Пирогова, С. А. Гвозденко, Д. В. Шардаков, and Б. И. Жилин. "DEVELOPMENT OF RECONFIGURABLE DEVICES BASED ON PROGRAMMABLE LOGIC INTEGRATED CIRCUITS." ВЕСТНИК ВОРОНЕЖСКОГО ГОСУДАРСТВЕННОГО ТЕХНИЧЕСКОГО УНИВЕРСИТЕТА, no. 6 (January 10, 2021): 90–97. http://dx.doi.org/10.36622/vstu.2020.16.6.013.
Full textOcheretna, N. P., Yu I. Guminskiy, and I. V. Gunas. "ПОКАЗНИКИ КЛІТИННОГО ЦИКЛУ І ФРАГМЕНТАЦІЇ ДНК-КЛІТИН СЕЛЕЗІНКИ В РАННІ ТЕРМІНИ ПІСЛЯ ТЕРМІЧНОГО ОПІКУ ШКІРИ НА ФОНІ ВВЕДЕННЯ ЛАКТОПРОТЕЇНУ З СОРБІТОЛОМ АБО HAES-LX-5 %." Вісник наукових досліджень, no. 1 (April 28, 2018). http://dx.doi.org/10.11603/2415-8798.2018.1.8627.
Full textDissertations / Theses on the topic "IP-ядра"
Перепелицин, Артем Євгенович. "Методи і засоби розроблення мультипараметризовних проектів програмованої логіки для вбудованих систем." Thesis, Національний аерокосмічний університет ім. М. Є. Жуковського "Харківський авіаційний інститут", 2018. http://repository.kpi.kharkov.ua/handle/KhPI-Press/38557.
Full textPhD Thesis for scientific degree candidate of technical sciences in the specialty 05.13.05 – computer systems and components. – National Technical University "Kharkіv Polytechnic Institute", Ministry of Education and Science of Ukraine, Kharkіv 2018. The dissertation solves scientific and technical tasks – developing of methods and tools of multiparametrized PLD-based projects prototyping for embedded systems. The goal of the work is to reduce the number of required resources, to increase the productivity or to increase the reliability of FPGA-based embedded systems depending on the provided priority characteristic. In PhD thesis the model of multiparametrized FPGA-based projects is proposed, which takes into account the possibility of changing the bit depth and interpretation of input-output information, functions and architectures of components and projects based on them, which allows to generate many variants for implementation with the required performance and reliability within limited hardware resources of the chip. The method for developing of multiparametrized FPGA-based projects for embedded systems has been improved and now, unlike known ones, provides the ability to choice of architecture and parallel or sequential way of project components implementation, which allows to increase productivity or reduce the amount of hardware resources. The method of reliability improvement of FPGA-based embedded systems has been further developed and now, unlike known ones, provides possibility of various pre developed redundant architectures configuring, which increases the tolerance to SEU and failures. The suggested model, methods and tools have been implemented during development of FPGA based embedded systems in aviation ice-protection system for plane AN-140, medical systems, for RS-codes, cryptographic hash functions and 5 algorithms of block ciphers, including AES, DES and IDEA.
Перепелицин, Артем Євгенович. "Методи і засоби розроблення мультипараметризовних проектів програмованої логіки для вбудованих систем." Thesis, Національний технічний університет "Харківський політехнічний інститут", 2018. http://repository.kpi.kharkov.ua/handle/KhPI-Press/38548.
Full textPhD Thesis for scientific degree candidate of technical sciences in the specialty 05.13.05 – computer systems and components. – National Technical University "Kharkіv Polytechnic Institute", Ministry of Education and Science of Ukraine, Kharkіv 2018. The dissertation solves scientific and technical tasks – developing of methods and tools of multiparametrized PLD-based projects prototyping for embedded systems. The goal of the work is to reduce the number of required resources, to increase the productivity or to increase the reliability of FPGA-based embedded systems depending on the provided priority characteristic. In PhD thesis the model of multiparametrized FPGA-based projects is proposed, which takes into account the possibility of changing the bit depth and interpretation of input-output information, functions and architectures of components and projects based on them, which allows to generate many variants for implementation with the required performance and reliability within limited hardware resources of the chip. The method for developing of multiparametrized FPGA-based projects for embedded systems has been improved and now, unlike known ones, provides the ability to choice of architecture and parallel or sequential way of project components implementation, which allows to increase productivity or reduce the amount of hardware resources. The method of reliability improvement of FPGA-based embedded systems has been further developed and now, unlike known ones, provides possibility of various pre developed redundant architectures configuring, which increases the tolerance to SEU and failures. The suggested model, methods and tools have been implemented during development of FPGA based embedded systems in aviation ice-protection system for plane AN-140, medical systems, for RS-codes, cryptographic hash functions and 5 algorithms of block ciphers, including AES, DES and IDEA.