Journal articles on the topic 'High level Synthesi'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the top 50 journal articles for your research on the topic 'High level Synthesi.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Browse journal articles on a wide variety of disciplines and organise your bibliography correctly.
Rajan, S. P., M. Fujita, K. Yuan, and M. T.-C. Lee. "ATM switch design by high-level modeling, formal verification and high-level synthesi." ACM Transactions on Design Automation of Electronic Systems 3, no. 4 (October 1998): 554–62. http://dx.doi.org/10.1145/296333.296342.
Full textYang, Hae-Chan, Sang-Jun Park, Kwoan-Young Park, Jae-Hyun Sa, and Tae-Hwan Kim. "High-level Synthesis Design and Implementation of an Efficient Capsule Network Inference System in an FPGA." Journal of the Institute of Electronics and Information Engineers 58, no. 11 (November 30, 2021): 39–47. http://dx.doi.org/10.5573/ieie.2021.58.11.39.
Full textBolton, Martin. "High-level synthesis." Microprocessors and Microsystems 18, no. 8 (October 1994): 489. http://dx.doi.org/10.1016/0141-9331(94)90097-3.
Full textPawlak, Adam. "High-level synthesis." Microprocessing and Microprogramming 35, no. 1-5 (September 1992): 261. http://dx.doi.org/10.1016/0165-6074(92)90325-2.
Full textYAMAMOTO, Takahiro. "Safety assessment of high-level nuclear waste disposal in Japan from the standpoint of geology." Synthesiology English edition 4, no. 4 (2012): 202–11. http://dx.doi.org/10.5571/syntheng.4.202.
Full textRavi, Selvaraj, and M. Joseph. "High-Level Test Synthesis." ACM Transactions on Design Automation of Electronic Systems 19, no. 4 (August 2014): 1–27. http://dx.doi.org/10.1145/2627754.
Full textEwering, Christian, and Gunter Gerhardt. "PASS: High level synthesis." Microprocessing and Microprogramming 30, no. 1-5 (August 1990): 103–8. http://dx.doi.org/10.1016/0165-6074(90)90225-x.
Full textXing, Xianwu, and Ching Chuen Jong. "Floorplan-Driven Multivoltage High-Level Synthesis." VLSI Design 2009 (September 6, 2009): 1–10. http://dx.doi.org/10.1155/2009/156751.
Full textDossis, M. "High-level Synthesis Integrated Verification." Engineering, Technology & Applied Science Research 5, no. 5 (October 4, 2015): 864–70. http://dx.doi.org/10.48084/etasr.596.
Full textGajski, D. D., and L. Ramachandran. "Introduction to high-level synthesis." IEEE Design & Test of Computers 11, no. 4 (1994): 44–54. http://dx.doi.org/10.1109/54.329454.
Full textPaulin, P. G., and J. P. Knight. "Algorithms for high-level synthesis." IEEE Design & Test of Computers 6, no. 6 (December 1989): 18–31. http://dx.doi.org/10.1109/54.41671.
Full textRosenstiel, Wolfgang. "Optimizations in high level synthesis." Microprocessing and Microprogramming 18, no. 1-5 (December 1986): 347–52. http://dx.doi.org/10.1016/0165-6074(86)90063-3.
Full textZhenyu Gu, Jia Wang, R. P. Dick, and Hai Zhou. "Unified Incremental Physical-Level and High-Level Synthesis." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26, no. 9 (September 2007): 1576–88. http://dx.doi.org/10.1109/tcad.2007.895780.
Full textVan Meerbergen, J. L., P. E. R. Lippens, W. F. J. Verhaegh, and A. Van Der Werf. "PHIDEO: High-level synthesis for high throughput applications." Journal of VLSI signal processing systems for signal, image and video technology 9, no. 1-2 (January 1995): 89–104. http://dx.doi.org/10.1007/bf02406472.
Full textNishikawa, Hiroki, Kenta Shirane, Ryohei Nozaki, Ittetsu Taniguchi, and Hiroyuki Tomiyama. "Function‐level module sharing techniques in high‐level synthesis." ETRI Journal 42, no. 4 (August 2020): 527–33. http://dx.doi.org/10.4218/etrij.2020-0107.
Full textZheng, Hongbin, Swathi T. Gurumani, Liwei Yang, Deming Chen, and Kyle Rupnow. "High-Level Synthesis With Behavioral-Level Multicycle Path Analysis." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 33, no. 12 (December 2014): 1832–45. http://dx.doi.org/10.1109/tcad.2014.2361661.
Full textHerklotz, Yann, James D. Pollard, Nadesh Ramanathan, and John Wickerson. "Formal verification of high-level synthesis." Proceedings of the ACM on Programming Languages 5, OOPSLA (October 20, 2021): 1–30. http://dx.doi.org/10.1145/3485494.
Full textLyuh, C. G., T. Kim, and K. W. Kim. "Coupling-Aware High-Level Interconnect Synthesis." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 23, no. 1 (January 2004): 157–64. http://dx.doi.org/10.1109/tcad.2003.819892.
Full textKundu, Sudipta, Sorin Lerner, and Rajesh K. Gupta. "Translation Validation of High-Level Synthesis." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29, no. 4 (April 2010): 566–79. http://dx.doi.org/10.1109/tcad.2010.2042889.
Full textCoussy, Philippe, and Andres Takach. "Special Issue on High-Level Synthesis." IEEE Design & Test of Computers 25, no. 5 (September 2008): 393. http://dx.doi.org/10.1109/mdt.2008.147.
Full textCoussy, P., D. D. Gajski, M. Meredith, and A. Takach. "An Introduction to High-Level Synthesis." IEEE Design & Test of Computers 26, no. 4 (July 2009): 8–17. http://dx.doi.org/10.1109/mdt.2009.69.
Full textCoussy, Philippe, Ghizlane Lhairech-Lebreton, and Dominique Heller. "Multiple Word-Length High-Level Synthesis." EURASIP Journal on Embedded Systems 2008, no. 1 (2008): 916867. http://dx.doi.org/10.1155/2008/916867.
Full textGeorgakakis, Spyridon, and John Evans. "Overview of high level synthesis tools." Journal of Instrumentation 6, no. 02 (February 18, 2011): C02005. http://dx.doi.org/10.1088/1748-0221/6/02/c02005.
Full textPrihozhy, A. "Net scheduling in high-level synthesis." IEEE Design & Test of Computers 13, no. 1 (1996): 26–35. http://dx.doi.org/10.1109/54.485780.
Full textLin, Colin Yu, Zhenghong Jiang, Cheng Fu, Hayden Kwok-Hay So, and Haigang Yang. "FPGA High-level Synthesis versus Overlay." ACM SIGARCH Computer Architecture News 44, no. 4 (January 11, 2017): 92–97. http://dx.doi.org/10.1145/3039902.3039919.
Full textGhosh, Indradeep, and Niraj K. Jha. "High-level test synthesis: a survey." Integration 26, no. 1-2 (December 1998): 79–99. http://dx.doi.org/10.1016/s0167-9260(98)00022-4.
Full textIsmaeel, A. A., R. Bhatnagar, and R. Mathew. "Concurrent testing in high level synthesis." Microelectronics Reliability 40, no. 12 (December 2000): 2095–106. http://dx.doi.org/10.1016/s0026-2714(00)00028-7.
Full textLakshminarayana, G., A. Raghunathan, N. K. Jha, and S. Dey. "Power management in high-level synthesis." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 7, no. 1 (March 1999): 7–15. http://dx.doi.org/10.1109/92.748195.
Full textWinterstein, Felix J., Samuel R. Bayliss, and George A. Constantinides. "Separation Logic for High-Level Synthesis." ACM Transactions on Reconfigurable Technology and Systems 9, no. 2 (February 3, 2016): 1–23. http://dx.doi.org/10.1145/2836169.
Full textLin, Youn-Long. "Recent developments in high-level synthesis." ACM Transactions on Design Automation of Electronic Systems 2, no. 1 (January 1997): 2–21. http://dx.doi.org/10.1145/250243.250245.
Full textKeinprasit, Rachaporn, and Prabhas Chongstitvatana. "High-level synthesis by dynamic ant." International Journal of Intelligent Systems 19, no. 1-2 (January 2004): 25–38. http://dx.doi.org/10.1002/int.10148.
Full textTATSUOKA, Masato, and Mineo KANEKO. "High Level Congestion Detection from C/C++ Source Code for High Level Synthesis." IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E103.A, no. 12 (December 1, 2020): 1437–46. http://dx.doi.org/10.1587/transfun.2020vlp0012.
Full textVerdier, François S., and Bertrand Zavidovique. "A High Level Synthesis System for VLSI Image Processing Applications." VLSI Design 7, no. 4 (January 1, 1998): 321–36. http://dx.doi.org/10.1155/1998/95421.
Full textAytekin, Metin, Suzy A. A. Comhair, Carol de la Motte, Sudip K. Bandyopadhyay, Carol F. Farver, Vincent C. Hascall, Serpil C. Erzurum, and Raed A. Dweik. "High levels of hyaluronan in idiopathic pulmonary arterial hypertension." American Journal of Physiology-Lung Cellular and Molecular Physiology 295, no. 5 (November 2008): L789—L799. http://dx.doi.org/10.1152/ajplung.90306.2008.
Full textPilászy, György, György Rácz, and Péter Arató. "Communication Time Estimation in High Level Synthesis." Periodica Polytechnica Electrical Engineering 57, no. 4 (2013): 99. http://dx.doi.org/10.3311/ppee.7413.
Full textZhang, Zhiru, Deming Chen, Steve Dai, and Keith Campbell. "High-level Synthesis for Low-power Design." IPSJ Transactions on System LSI Design Methodology 8 (2015): 12–25. http://dx.doi.org/10.2197/ipsjtsldm.8.12.
Full textSu, Fei, and Krishnendu Chakrabarty. "High-level synthesis of digital microfluidic biochips." ACM Journal on Emerging Technologies in Computing Systems 3, no. 4 (January 2008): 1–32. http://dx.doi.org/10.1145/1324177.1324178.
Full textWang, W., A. Raghunathan, N. K. Jha, and S. Dey. "Resource Budgeting for Multiprocess High-Level Synthesis." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 23, no. 7 (July 2004): 1010–19. http://dx.doi.org/10.1109/tcad.2004.829806.
Full textLin Zhong and N. K. Jha. "Interconnect-aware low-power high-level synthesis." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24, no. 3 (March 2005): 336–51. http://dx.doi.org/10.1109/tcad.2004.842820.
Full textAndriamisaina, Caaliph, Philippe Coussy, Emmanuel Casseau, and Cyrille Chavet. "High-Level Synthesis for Designing Multimode Architectures." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29, no. 11 (November 2010): 1736–49. http://dx.doi.org/10.1109/tcad.2010.2062751.
Full textLy, T. A., and J. T. Mowchenko. "Applying simulated evolution to high level synthesis." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 12, no. 3 (March 1993): 389–409. http://dx.doi.org/10.1109/43.215002.
Full textMartin, G., and G. Smith. "High-Level Synthesis: Past, Present, and Future." IEEE Design & Test of Computers 26, no. 4 (July 2009): 18–25. http://dx.doi.org/10.1109/mdt.2009.83.
Full textSarkar, S., S. Dabral, P. K. Tiwari, and R. S. Mitra. "Lessons and Experiences with High-Level Synthesis." IEEE Design & Test of Computers 26, no. 4 (July 2009): 34–45. http://dx.doi.org/10.1109/mdt.2009.84.
Full textYuan Xie and Yibo Chen. "Statistical High-Level Synthesis under Process Variability." IEEE Design & Test of Computers 26, no. 4 (July 2009): 78–87. http://dx.doi.org/10.1109/mdt.2009.85.
Full textRoy, J., N. Kumar, R. Dutta, and R. Vemuri. "DSS: a distributed high-level synthesis system." IEEE Design & Test of Computers 9, no. 2 (June 1992): 18–32. http://dx.doi.org/10.1109/54.143143.
Full textCamposano, R. "From behavior to structure: high-level synthesis." IEEE Design & Test of Computers 7, no. 5 (October 1990): 8–19. http://dx.doi.org/10.1109/54.60603.
Full textErnst, R., and J. Bhasker. "Simulation-based verification for high-level synthesis." IEEE Design & Test of Computers 8, no. 1 (March 1991): 14–20. http://dx.doi.org/10.1109/54.75659.
Full textCamposano, R., L. F. Saunders, and R. M. Tabet. "VHDL as input for high-level synthesis." IEEE Design & Test of Computers 8, no. 1 (March 1991): 43–49. http://dx.doi.org/10.1109/54.75662.
Full textLavagno, Luciano. "What is ECO for high-level synthesis?" ACM SIGDA Newsletter 39, no. 12 (December 2009): 1. http://dx.doi.org/10.1145/1862885.1862886.
Full textBergamaschi, R. A., R. A. O'Connor, L. Stok, M. Z. Moricz, S. Prakash, A. Kuehlmann, and D. S. Rao. "High-level synthesis in an industrial environment." IBM Journal of Research and Development 39, no. 1.2 (January 1995): 131–48. http://dx.doi.org/10.1147/rd.391.0131.
Full text