Relevant bibliographies by topics / Field Programmable Gate Arrays

Academic literature on the topic 'Field Programmable Gate Arrays'

Author: Grafiati
Published: 4 June 2021
Last updated: 21 February 2023

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Contents

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Field Programmable Gate Arrays.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "Field Programmable Gate Arrays"

1

Marchal, Pierre. "Field-programmable gate arrays." Communications of the ACM 42, no. 4 (April 1999): 57–59. http://dx.doi.org/10.1145/299157.299594.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Verma, H. "Field programmable gate arrays." IEEE Potentials 18, no. 4 (1999): 34–36. http://dx.doi.org/10.1109/45.796099.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Lombardi, F. "Field Programmable Gate-Arrays." IEEE Design & Test of Computers 15, no. 1 (January 1998): 8–9. http://dx.doi.org/10.1109/mdt.1998.655176.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Bhatia, Dinesh. "Field-Programmable Gate Arrays." VLSI Design 4, no. 4 (January 1, 1996): i—ii. http://dx.doi.org/10.1155/1996/87608.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Hurst, S. L. "Field programmable gate arrays." Microelectronics Journal 28, no. 1 (January 1997): 102. http://dx.doi.org/10.1016/s0026-2692(97)87854-8.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Hurst, S. L. "Field-programmable gate arrays." Microelectronics Journal 25, no. 1 (February 1994): 77–78. http://dx.doi.org/10.1016/0026-2692(94)90166-x.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Jay, Christopher. "Field programmable gate arrays." Microprocessors and Microsystems 17, no. 7 (September 1993): 370. http://dx.doi.org/10.1016/0141-9331(93)90058-f.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Greene, J., E. Hamdy, and S. Beal. "Antifuse field programmable gate arrays." Proceedings of the IEEE 81, no. 7 (July 1993): 1042–56. http://dx.doi.org/10.1109/5.231343.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Leon, A. F. "Field programmable gate arrays in space." IEEE Instrumentation & Measurement Magazine 6, no. 4 (December 2003): 42–48. http://dx.doi.org/10.1109/mim.2003.1251482.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Rose, J., A. El Gamal, and A. Sangiovanni-Vincentelli. "Architecture of field-programmable gate arrays." Proceedings of the IEEE 81, no. 7 (July 1993): 1013–29. http://dx.doi.org/10.1109/5.231340.

Full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Dissertations / Theses on the topic "Field Programmable Gate Arrays"

1

Howard, Neil John. "Defect-tolerant Field-Programmable Gate Arrays." Thesis, University of York, 1994. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.359290.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Hall, Tyson Stuart. "Field-Programmable Analog Arrays: A Floating-Gate Approach." Diss., Available online, Georgia Institute of Technology, 2004:, 2004. http://etd.gatech.edu/theses/available/etd-07122004-124607/unrestricted/hall%5Ftyson%5Fs%5F200407%5Fphd.pdf.

Full text
Abstract:
Thesis (Ph. D.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2005. Directed by David Anderson.
Prvulovic, Milos, Committee Member ; Citrin, David, Committee Member ; Lanterman, Aaron, Committee Member ; Yalamanchili, Sudhakar, Committee Member ; Hasler, Paul, Committee Member ; Anderson, David, Committee Chair. Includes bibliographical references.
APA, Harvard, Vancouver, ISO, and other styles
3

Leong, David Chin Kuang. "Incremental placement for field-programmable gate arrays." Thesis, University of British Columbia, 2006. http://hdl.handle.net/2429/31671.

Full text
Abstract:
As the logic capacity of FPGAs continues to increase with deep submicron technology, performing a full recompilation for small iterative changes in a large design is an extremely time-consuming and costly process. To address this issue, this thesis presents a new incremental placement algorithm for FPGAs named "iPlace" that significantly reduces the time required for recompilation. The iPlace algorithm is based on shifting, compaction, and annealing. Key ideas from the algorithm include a placement super-grid that is larger than the physical size of the FPGA. The super-grid allows insertion of additional CLBs into areas with no free locations by CPU-efficient shifting. This is followed by a compaction scheme to re-legalize CLBs that are shifted to illegal locations outside of the physical size of the FPGA. The algorithm ends with a low-temperature anneal to improve quality. This algorithm is capable of handling multiple design changes across large regions of a FPGA. This is especially useful for hierarchical designs where sub-circuits are re-used multiple times. If one such sub-circuit is modified, iPlace can quickly produce a high quality incremental placement solution. For a single region of design change, we found that iPlace is 34 to 260 times faster than the academic tool Versatile Place and Route (VPR) in default mode. Compared to VPR's reduced-quality "-fast" placement option, iPlace is 3 to 28 times faster with equivalent quality. For multiple regions of design changes, iPlace is still 50-70 times faster compared to VPR in default mode when up to 2/3 of the CLBs are modified; Compared to the "-fast" placement option, iPlace is still 5-8 times faster. We believe that iPlace is the first academically available incremental placement algorithm capable of handling significant changes to a netlist for very large circuits.
Applied Science, Faculty of
Electrical and Computer Engineering, Department of
Graduate
APA, Harvard, Vancouver, ISO, and other styles
4

Messa, Norman C. "Design implementation into field programmable gate arrays." Thesis, Monterey, California. Naval Postgraduate School, 1991. http://hdl.handle.net/10945/26451.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Niu, Jianyong. "Digital control using field programmable gate arrays." Thesis, University of Sheffield, 2006. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.434507.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Lu, Aiguo. "Logic synthesis for field programmable gate arrays." Thesis, University of Bristol, 1995. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.295061.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Newalkar, Aditya. "Alternative techniques for Built-In Self-Test of Field Programmable Gate Arrays." Auburn, Ala., 2005. http://repo.lib.auburn.edu/2005%20Summer/master's/NEWALKAR_ADITYA_6.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Карнаушенко, В. П., and А. В. Бородин. "Field Programmable Counter Arrays Integration with Field Programmable Gates Arrays." Thesis, NURE, MC&FPGA, 2019. https://mcfpga.nure.ua/conf/2019-mcfpga/10-35598-mcfpga-2019-004.

Full text
Abstract:
Field Programmable Counter Arrays (FPCAs) have been recently introduced to close the gap between Field Programmable Gates Arrays (FPGA) and Application Specified Integrated Circuits (ASICs) for arithmetic dominated applications. FPCAs are reconfigurable lattices that can be embedded into FPGAs to efficiently compute the result of multi-operand additions.
APA, Harvard, Vancouver, ISO, and other styles
9

Vachranukunkiet, Petya Nagvajara Prawat Johnson Jeremy. "Power flow computation using field programmable gate arrays /." Philadelphia, Pa. : Drexel University, 2007. http://hdl.handle.net/1860/1789.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Camus, Dominic Roger. "Improved logic optimisation for field programmable gate arrays." Thesis, University of Oxford, 1999. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.301840.

Full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Books on the topic "Field Programmable Gate Arrays"

1

Brown, Stephen D. Field-Programmable Gate Arrays. Boston, MA: Springer US, 1992.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
2

Brown, Stephen D., Robert J. Francis, Jonathan Rose, and Zvonko G. Vranesic. Field-Programmable Gate Arrays. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

D, Brown Stephen, ed. Field-programmable gate arrays. Boston: Kluwer Academic Publishers, 1992.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
4

Murgai, Rajeev. Logic synthesis for field-programmable gate arrays. Boston: Kluwer Academic Publishers, 1995.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
5

1955-, Trimberger Stephen, ed. Field-programmable gate array technology. Boston: Kluwer Academic Publishers, 1994.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
6

Ukeiley, Richard Larry. Field programmable gate arrays (FPGAs): The 3000 series. Englewood Cliffs, N.J: PTR Prentice Hall, 1993.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
7

Vuillamy, Jean-Michel. Performance enhancement in field-programmable Gate Arrays. Ottawa: National Library of Canada, 1991.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
8

Murgai, Rajeev. Logic Synthesis for Field-Programmable Gate Arrays. Boston, MA: Springer US, 1995.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
9

Messa, Norman C. Design implementation into field programmable gate arrays. Monterey, Calif: Naval Postgraduate School, 1991.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
10

Murgai, Rajeev, Robert K. Brayton, and Alberto Sangiovanni-Vincentelli. Logic Synthesis for Field-Programmable Gate Arrays. Boston, MA: Springer US, 1995. http://dx.doi.org/10.1007/978-1-4615-2345-1.

Full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Book chapters on the topic "Field Programmable Gate Arrays"

1

Gu, Changyi. "Field-Programmable Gate Arrays." In Building Embedded Systems, 191–231. Berkeley, CA: Apress, 2016. http://dx.doi.org/10.1007/978-1-4842-1919-5_9.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Barkalov, Alexander, Larysa Titarenko, and Małgorzata Mazurkiewicz. "Field Programmable Gate Arrays." In Foundations of Embedded Systems, 81–106. Cham: Springer International Publishing, 2019. http://dx.doi.org/10.1007/978-3-030-11961-4_4.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Brown, Stephen D., Robert J. Francis, Jonathan Rose, and Zvonko G. Vranesic. "Introduction to FPGAs." In Field-Programmable Gate Arrays, 1–11. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0_1.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Brown, Stephen D., Robert J. Francis, Jonathan Rose, and Zvonko G. Vranesic. "Commercially Available FPGAs." In Field-Programmable Gate Arrays, 13–43. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0_2.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Brown, Stephen D., Robert J. Francis, Jonathan Rose, and Zvonko G. Vranesic. "Technology Mapping for FPGAs." In Field-Programmable Gate Arrays, 45–86. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0_3.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Brown, Stephen D., Robert J. Francis, Jonathan Rose, and Zvonko G. Vranesic. "Logic Block Architecture." In Field-Programmable Gate Arrays, 87–115. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0_4.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Brown, Stephen D., Robert J. Francis, Jonathan Rose, and Zvonko G. Vranesic. "Routing for FPGAs." In Field-Programmable Gate Arrays, 117–45. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0_5.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Brown, Stephen D., Robert J. Francis, Jonathan Rose, and Zvonko G. Vranesic. "Flexibility of FPGA Routing Architectures." In Field-Programmable Gate Arrays, 147–67. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0_6.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Brown, Stephen D., Robert J. Francis, Jonathan Rose, and Zvonko G. Vranesic. "A Theoretical Model for FPGA Routing." In Field-Programmable Gate Arrays, 169–90. Boston, MA: Springer US, 1992. http://dx.doi.org/10.1007/978-1-4615-3572-0_7.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Seals, R. C., and G. F. Whapshott. "Field programmable gate arrays (FPGAs)." In Programmable Logic: PLDs and FPGAs, 102–39. London: Macmillan Education UK, 1997. http://dx.doi.org/10.1007/978-1-349-14003-9_4.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "Field Programmable Gate Arrays"

1

Jyothi, Vinayaka, Ashik Poojari, Richard Stern, and Ramesh Karri. "Fingerprinting Field Programmable Gate Arrays." In 2017 IEEE 35th International Conference on Computer Design (ICCD). IEEE, 2017. http://dx.doi.org/10.1109/iccd.2017.58.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

DeHon, A. "Entropy, Counting, and Programmable Interconnect." In Fourth International ACM Symposium on Field-Programmable Gate Arrays. IEEE, 1996. http://dx.doi.org/10.1109/fpga.1996.242346.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Pérez López, Daniel, Aitor López Hernández, Andrés Macho Ortiz, Prometheus DasMahapatra, and José Capmany Francoy. "Towards field-programmable photonic gate arrays." In Smart Photonic and Optoelectronic Integrated Circuits XXII, edited by Sailing He and Laurent Vivien. SPIE, 2020. http://dx.doi.org/10.1117/12.2551289.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Chow, P., P. G. Gulak, and P. Chow. "A Field-Programmable Mixed-Analog-Digital Array." In Third International ACM Symposium on Field-Programmable Gate Arrays. IEEE, 1995. http://dx.doi.org/10.1109/fpga.1995.242048.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Lombardi, F., D. Ashen, Xiaotao Chen, and Wei Kang Huang. "Diagnosing Programmable Interconnect Systems for FPGAs." In Fourth International ACM Symposium on Field-Programmable Gate Arrays. IEEE, 1996. http://dx.doi.org/10.1109/fpga.1996.242436.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Tong Liu, Wei Kang Huang, and F. Lombardi. "Testing of Uncustomized Segmented Channel Field Programmable Gate Arrays." In Third International ACM Symposium on Field-Programmable Gate Arrays. IEEE, 1995. http://dx.doi.org/10.1109/fpga.1995.242145.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Vi Cuong Chan and D. M. Lewis. "Area-Speed Tradeoffs for Hierarchical Field-Programmable Gate Arrays." In Fourth International ACM Symposium on Field-Programmable Gate Arrays. IEEE, 1996. http://dx.doi.org/10.1109/fpga.1996.242343.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Lamoureux, Julien, and Steven Wilton. "Activity Estimation for Field-Programmable Gate Arrays." In 2006 International Conference on Field Programmable Logic and Applications. IEEE, 2006. http://dx.doi.org/10.1109/fpl.2006.311199.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Bratt, A., and I. Macbeth. "Design and Implementation of a Field Programmable Analogue Array." In Fourth International ACM Symposium on Field-Programmable Gate Arrays. IEEE, 1996. http://dx.doi.org/10.1109/fpga.1996.242434.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Chan, Pak K., and Martine D. F. Schlag. "Parallel placement for field-programmable gate arrays." In the 2003 ACM/SIGDA eleventh international symposium. New York, New York, USA: ACM Press, 2003. http://dx.doi.org/10.1145/611817.611825.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Reports on the topic "Field Programmable Gate Arrays"

1

Mumbru, Jose, George Panotopoulos, and Demetri Psaltis. Optically Programmable Field Programmable Gate Arrays (FPGA) Systems. Fort Belvoir, VA: Defense Technical Information Center, January 2004. http://dx.doi.org/10.21236/ada421336.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Stepaniak, Michael J., Maarten Uijt de Haag, and Frank Van Graas. Field Programmable Gate Array-Based Attitude Stabilization. Fort Belvoir, VA: Defense Technical Information Center, July 2008. http://dx.doi.org/10.21236/ada485525.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Manohar, Rajit. Experimental 3D Asynchronous Field Programmable Gate Array (FPGA). Fort Belvoir, VA: Defense Technical Information Center, March 2015. http://dx.doi.org/10.21236/ada614130.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Wawrzynek, J., and K. Asanovic. Field-Programmable Gate Array (FPGA) Emulation for Computer Architecture. Fort Belvoir, VA: Defense Technical Information Center, August 2009. http://dx.doi.org/10.21236/ada519578.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Tyler, Stephen C. The Design of a Frequency Domain Interference Excision Processor Using Field Programmable Gate Arrays. Fort Belvoir, VA: Defense Technical Information Center, January 2005. http://dx.doi.org/10.21236/ada432369.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Wirthlin, Michael, Brent Nelson, Brad Hutchings, Peter Athanas, and Shawn Bohner. Future Field Programmable Gate Array (FPGA) Design Methodologies and Tool Flows. Fort Belvoir, VA: Defense Technical Information Center, July 2008. http://dx.doi.org/10.21236/ada492273.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Manohar, Rajit. A Secure and Reliable High-Performance Field Programmable Gate Array for Information Processing. Fort Belvoir, VA: Defense Technical Information Center, March 2012. http://dx.doi.org/10.21236/ada559184.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Learn, Mark Walter. Evaluation of soft-core processors on a Xilinx Virtex-5 field programmable gate array. Office of Scientific and Technical Information (OSTI), April 2011. http://dx.doi.org/10.2172/1013229.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Lin, Chun-Shin. High Speed Publication Subscription Brokering Through Highly Parallel Processing on Field Programmable Gate Array (FPGA). Fort Belvoir, VA: Defense Technical Information Center, January 2010. http://dx.doi.org/10.21236/ada514601.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Bobrek, Miljko, Don Bouldin, David Eugene Holcomb, Stephen M. Killough, Stephen Fulton Smith, and Christina D. Ward. Survey of Field Programmable Gate Array Design Guides and Experience Relevant to Nuclear Power Plant Applications. Office of Scientific and Technical Information (OSTI), September 2007. http://dx.doi.org/10.2172/991174.

Full text
APA, Harvard, Vancouver, ISO, and other styles
You might also be interested in the extended bibliographies on the topic 'Field Programmable Gate Arrays' for particular source types:
Journal articles Dissertations / Theses Books
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography