Journal articles on the topic 'Digital logic circuits'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the top 50 journal articles for your research on the topic 'Digital logic circuits.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Browse journal articles on a wide variety of disciplines and organise your bibliography correctly.
Hasuo, S., and T. Imamura. "Digital logic circuits." Proceedings of the IEEE 77, no. 8 (1989): 1177–93. http://dx.doi.org/10.1109/5.34118.
Full textDuncan, Philip N., Siavash Ahrar, and Elliot E. Hui. "Scaling of pneumatic digital logic circuits." Lab on a Chip 15, no. 5 (2015): 1360–65. http://dx.doi.org/10.1039/c4lc01048e.
Full textKamde, Shilpa, Jitesh Shinde, Sanjay Badjate, and Pratik Hajare. "Comparative Analysis Domino Logic Based Techniques For VLSI Circuit." INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY 12, no. 8 (March 21, 2014): 3803–8. http://dx.doi.org/10.24297/ijct.v12i8.2998.
Full textHou, Yue Wei, Xin Xu, Wei Wang, Xiao Bo Tian, and Hai Jun Liu. "Titanium Oxide Memristor Based Digital Encoder Circuit." Applied Mechanics and Materials 644-650 (September 2014): 3430–33. http://dx.doi.org/10.4028/www.scientific.net/amm.644-650.3430.
Full textRaman, Karthik, and Andreas Wagner. "The evolvability of programmable hardware." Journal of The Royal Society Interface 8, no. 55 (June 9, 2010): 269–81. http://dx.doi.org/10.1098/rsif.2010.0212.
Full textDokic, B. L. "A Review on Energy Efficient CMOS Digital Logic." Engineering, Technology & Applied Science Research 3, no. 6 (December 18, 2013): 552–61. http://dx.doi.org/10.48084/etasr.389.
Full textAvdeev, N. A., and P. N. Bibilo. "Design of Digital Operational Units with Low Power Consumption." Programmnaya Ingeneria 12, no. 2 (March 16, 2021): 63–73. http://dx.doi.org/10.17587/prin.12.63-73.
Full textJóźwiak, Lech. "General Decomposition and Its Use in Digital Circuit Synthesis." VLSI Design 3, no. 3-4 (January 1, 1995): 225–48. http://dx.doi.org/10.1155/1995/16259.
Full textShukla, Vandana, O. P. Singh, G. R. Mishra, and R. K. Tiwari. "Design and Implementation of Four Bit Binary Shifter Circuit Using Reversible Logic Approach." International Journal of Reconfigurable and Embedded Systems (IJRES) 4, no. 3 (November 1, 2015): 213. http://dx.doi.org/10.11591/ijres.v4.i3.pp213-218.
Full textŽemva, Andrej, Andrej Trost, and Baldomir Zajc. "Educational Programmable System for Prototyping Digital Circuits." International Journal of Electrical Engineering & Education 35, no. 3 (July 1998): 236–44. http://dx.doi.org/10.1177/002072099803500306.
Full textSaman, B., R. H. Gudlavalleti, R. Mays, J. Chandy, Evan Heller, and F. Jain. "3-Bit Analog-to-Digital Converter Using Multi-State Spatial Wave-Function Switched FETs." International Journal of High Speed Electronics and Systems 29, no. 01n04 (March 2020): 2040014. http://dx.doi.org/10.1142/s0129156420400145.
Full textSanthi, C., and Dr Moparthy Gurunadha Babu. "Symmetric stacked fast binary counters based on reversible logic." International Journal of Engineering & Technology 7, no. 4 (October 6, 2018): 2747. http://dx.doi.org/10.14419/ijet.v7i4.14141.
Full textGaladima, B. Y., G. S. M. Galadanci, A. Tijjani, and M. Ibrahim. "A review on reversible logic gates." Bayero Journal of Pure and Applied Sciences 12, no. 1 (April 15, 2020): 242–50. http://dx.doi.org/10.4314/bajopas.v12i1.38s.
Full textY. N., Sharath Kumar, and Dinesha P. "TFI-FTS: An efficient transient fault injection and fault-tolerant system for asynchronous circuits on FPGA platform." International Journal of Electrical and Computer Engineering (IJECE) 11, no. 3 (June 1, 2021): 2704. http://dx.doi.org/10.11591/ijece.v11i3.pp2704-2710.
Full textAl-Rabadi, Anas. "Three-dimensional lattice logic circuits, Part I: Fundamentals." Facta universitatis - series: Electronics and Energetics 18, no. 1 (2005): 1–13. http://dx.doi.org/10.2298/fuee0501001a.
Full textLin, Shan, Tao Lin, and Zhan Wen Liu. "A Discussion of the Design Method of Full Adder Circuit." Applied Mechanics and Materials 135-136 (October 2011): 15–20. http://dx.doi.org/10.4028/www.scientific.net/amm.135-136.15.
Full textHossain, M., M. P. Singh, and J. K. Rakshit. "Modelling of one-bit Arithmetic Logic Circuit using silicon micro-ring resonator." Journal of Physics: Conference Series 2335, no. 1 (September 1, 2022): 012003. http://dx.doi.org/10.1088/1742-6596/2335/1/012003.
Full textWang, Lu, Hongyu Zhu, Ze Zuo, and Dianzhong Wen. "Full-function logic circuit based on egg albumen resistive memory." Applied Physics Letters 121, no. 24 (December 12, 2022): 243505. http://dx.doi.org/10.1063/5.0124826.
Full textFerreira Pontes, Matheus, Clayton Farias, Rafael Schvittz, Paulo Butzen, and Leomar Da Rosa Jr. "Survey on Reliability Estimation in Digital Circuits." Journal of Integrated Circuits and Systems 16, no. 3 (December 31, 2021): 1–11. http://dx.doi.org/10.29292/jics.v16i3.568.
Full textLi, Hongtao, Chunbiao Li, Zeshi Yuan, Wen Hu, and Xiaochen Zhen. "A New Class of Chaotic Circuit with Logic Elements." Journal of Circuits, Systems and Computers 24, no. 09 (August 27, 2015): 1550136. http://dx.doi.org/10.1142/s0218126615501364.
Full textSimonetta, Alessandro, and Maria Cristina Paoletti. "Designing Digital Circuits in Multi-Valued Logic." International Journal on Advanced Science, Engineering and Information Technology 8, no. 4 (July 31, 2018): 1166. http://dx.doi.org/10.18517/ijaseit.8.4.5966.
Full textHauser, J. R. "Noise margin criteria for digital logic circuits." IEEE Transactions on Education 36, no. 4 (1993): 363–68. http://dx.doi.org/10.1109/13.241612.
Full textShukla, Vandana, O. P. Singh, G. R. Mishra, and R. K. Tiwari. "A Novel Approach to Design a 4-Bit Binary Comparator Circuit with Reversible Logic using CDSM Gate." International Journal of Business Data Communications and Networking 11, no. 1 (January 2015): 36–49. http://dx.doi.org/10.4018/ijbdcn.2015010104.
Full textBROCK, DARREN K. "RSFQ TECHNOLOGY: CIRCUITS AND SYSTEMS." International Journal of High Speed Electronics and Systems 11, no. 01 (March 2001): 307–62. http://dx.doi.org/10.1142/s0129156401000861.
Full textHuang, Mingqiang, Xingli Wang, Guangchao Zhao, Philippe Coquet, and Bengkang Tay. "Design and Implementation of Ternary Logic Integrated Circuits by Using Novel Two-Dimensional Materials." Applied Sciences 9, no. 20 (October 9, 2019): 4212. http://dx.doi.org/10.3390/app9204212.
Full textWang, Zicheng, Zijie Cai, Zhonghua Sun, Jian Ai, Yanfeng Wang, and Guangzhao Cui. "Research of Molecule Logic Circuit Based on DNA Strand Displacement Reaction." Journal of Computational and Theoretical Nanoscience 13, no. 10 (October 1, 2016): 7684–91. http://dx.doi.org/10.1166/jctn.2016.5194.
Full textNaveenkumar, Majety. "Novel Design of Reversible MUX and DEMUX using GDI Techinque." International Journal of Advances in Applied Sciences 4, no. 3 (September 1, 2015): 103. http://dx.doi.org/10.11591/ijaas.v4.i3.pp103-108.
Full textFadaei, Mohammadreza. "Designing ALU using GDI method." International Journal of Reconfigurable and Embedded Systems (IJRES) 8, no. 3 (November 1, 2019): 151. http://dx.doi.org/10.11591/ijres.v8.i3.pp151-161.
Full textDilshad, Sk, Gannu Akhil, Simhadri RajaNandini, Javeria Unissa, and Pulapakori Yadav Chandu. "Design and Implementation of Seven Segment Display Using Reversible Logic Gates." International Journal for Research in Applied Science and Engineering Technology 10, no. 11 (November 30, 2022): 1500–1504. http://dx.doi.org/10.22214/ijraset.2022.47523.
Full textKumaresan, Raja Sekar, Marshal Raj, and Lakshminarayanan Gopalakrishnan. "Design and implementation of a nano magnetic logic barrel shifter using beyond-CMOS technology." Journal of Electrical Engineering 73, no. 1 (February 1, 2022): 1–10. http://dx.doi.org/10.2478/jee-2022-0001.
Full textLIU, YUYU, JINGUO QUAN, HUAZHONG YANG, and HUI WANG. "MOS CURRENT MODE LOGIC CIRCUITS: DESIGN CONSIDERATION IN HIGH-SPEED LOW-POWER APPLICATIONS AND ITS FUTURE TREND, A TUTORIAL." International Journal of High Speed Electronics and Systems 15, no. 03 (September 2005): 599–614. http://dx.doi.org/10.1142/s0129156405003351.
Full textMOORE, PHILLIP W., and GANESH K. VENAYAGAMOORTHY. "EVOLVING DIGITAL CIRCUITS USING HYBRID PARTICLE SWARM OPTIMIZATION AND DIFFERENTIAL EVOLUTION." International Journal of Neural Systems 16, no. 03 (June 2006): 163–77. http://dx.doi.org/10.1142/s0129065706000585.
Full textTyurin, S. F., A. Yu Skornyakova, Y. A. Stepchenkov, and Y. G. Diachenko. "SELF-TIMED LOOK UP TABLE FOR ULAs AND FPGAs." Radio Electronics, Computer Science, Control 1, no. 1 (March 24, 2021): 36–45. http://dx.doi.org/10.15588/1607-3274-2021-1-4.
Full textSharmila Devi, S., and V. Bhanumathi. "Reversible Logic Based MOS Current Mode Logic Implementation in Digital Circuits." Computers, Materials & Continua 70, no. 2 (2022): 3609–24. http://dx.doi.org/10.32604/cmc.2022.020426.
Full textRamsay, E. P., D. T. Clark, J. D. Cormack, A. E. Murphy, D. A. Smith, R. F. Thompson, R. A. R. Young, and S. Finney. "Digital and Analogue Integrated Circuits in Silicon Carbide for High Temperature Operation." Additional Conferences (Device Packaging, HiTEC, HiTEN, and CICMT) 2012, HITEC (January 1, 2012): 000373–77. http://dx.doi.org/10.4071/hitec-thp11.
Full textAssaf, Mansour, Leslie-Ann Moore, Sunil Das, Satyendra Biswas, and Scott Morton. "Low-level logic fault testing ASIC simulation environment." World Journal of Engineering 11, no. 3 (June 1, 2014): 279–86. http://dx.doi.org/10.1260/1708-5284.11.3.279.
Full textBhoi, Bandan Kumar, Nirupma Pathak, Santosh Kumar, and Neeraj Kumar Misra. "Designing digital circuits using 3D nanomagnetic logic architectures." Journal of Computational Electronics 20, no. 3 (February 5, 2021): 1310–25. http://dx.doi.org/10.1007/s10825-020-01647-7.
Full textMilter, O., and A. Kolodny. "Crosstalk noise reduction in synthesized digital logic circuits." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11, no. 6 (December 2003): 1153–58. http://dx.doi.org/10.1109/tvlsi.2003.817551.
Full textHajj, I. N., and I. N. D. Saab. "Switch-Level Logic Simulation of Digital Bipolar Circuits." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 6, no. 2 (March 1987): 251–58. http://dx.doi.org/10.1109/tcad.1987.1270269.
Full textGoñi-Moreno, Angel. "On genetic logic circuits: forcing digital electronics standards?" Memetic Computing 6, no. 3 (June 21, 2014): 149–55. http://dx.doi.org/10.1007/s12293-014-0136-8.
Full textFalkowski, Bogdan J. "Spectral Testing of Digital Circuits." VLSI Design 14, no. 1 (January 1, 2002): 83–105. http://dx.doi.org/10.1080/10655140290009828.
Full textXu, Haoran, Jianghua Ding, and Jian Dang. "Design and Characteristics of CMOS Inverter based on Multisim and Cadence." Journal of Physics: Conference Series 2108, no. 1 (November 1, 2021): 012034. http://dx.doi.org/10.1088/1742-6596/2108/1/012034.
Full textChen, Ling, and Zhong Liang Pan. "Fault Detection of Bridging Faults in Digital Circuits by Shared Binary Decision Diagram." Key Engineering Materials 439-440 (June 2010): 1235–40. http://dx.doi.org/10.4028/www.scientific.net/kem.439-440.1235.
Full textGavrilenkov, Sergey I., Elizaveta O. Petrenko, and Evgeny V. Arbuzov. "A Digital Device for Automatic Checking of Homework Assignments in the Digital Circuits Course." ITM Web of Conferences 35 (2020): 04009. http://dx.doi.org/10.1051/itmconf/20203504009.
Full textHudli, Anand V., and Raghu V. Hudli. "Temporal Logic Based Hierarchical Test Generation for Sequential VLSI Circuits." VLSI Design 2, no. 1 (January 1, 1994): 69–80. http://dx.doi.org/10.1155/1994/94514.
Full textKumagai, Masaaki, and Takashi Emura. "Development of a Universal Interface Board and its Application to Robot Controllers and Signal Processors." Journal of Robotics and Mechatronics 16, no. 2 (April 20, 2004): 200–207. http://dx.doi.org/10.20965/jrm.2004.p0200.
Full textMuñoz-Quijada, Maria, Samuel Sanchez-Barea, Daniel Vela-Calderon, and Hipolito Guzman-Miranda. "Fine-Grain Circuit Hardening Through VHDL Datatype Substitution." Electronics 8, no. 1 (December 25, 2018): 24. http://dx.doi.org/10.3390/electronics8010024.
Full textChandna, A., R. B. Brown, D. Putti, and C. D. Kibler. "Power rail logic: a low power logic style for digital GaAs circuits." IEEE Journal of Solid-State Circuits 30, no. 10 (1995): 1096–100. http://dx.doi.org/10.1109/4.466073.
Full textZhongliang, Pan, Chen Ling, and Chen Yihui. "Determining Equivalent Signal Lines by Weight Value Assignment for Logic Verification of Digital Circuits." Open Electrical & Electronic Engineering Journal 8, no. 1 (September 16, 2014): 104–10. http://dx.doi.org/10.2174/1874129001408010104.
Full textXu, Xingjian, Tian Ban, and Yuehua Li. "SPLM: A Flexible and Accurate Reliability Assessment Model for Logic Circuits." Journal of Circuits, Systems and Computers 28, no. 02 (November 12, 2018): 1950032. http://dx.doi.org/10.1142/s0218126619500324.
Full text