Dissertations / Theses on the topic 'Digital electronics'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the top 50 dissertations / theses for your research on the topic 'Digital electronics.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Browse dissertations / theses on a wide variety of disciplines and organise your bibliography correctly.
Ong, Winston E. S. "Commercial off the shelf direct digital synthesizers for digital array radar." Thesis, Monterey California. Naval Postgraduate School, 2005. http://hdl.handle.net/10945/1752.
Full textBaillie, Douglas Alexander. "Free-space optical interconnection of digital electronics." Thesis, Heriot-Watt University, 1996. http://hdl.handle.net/10399/724.
Full textWu, Yang 1974. "Monolithic nyquist rate analog to digital converter with digital calibration." Thesis, McGill University, 2002. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=29549.
Full textThe digital reference source consists of flip-flops and RC low-pass filters. By programming flip-flops with appropriate digital bit streams, accurate DC reference levels can be generated. The generated DC reference levels replace the need for reference ladder in Flash ADCs. Furthermore, with programmability provided by the digital reference source, the generated reference levels can be modified to reduce comparator offset. The comparator offset reduction algorithm is also applied to pipeline ADCs to reduce non-linear distortion.
The design details of pipeline ADC is also discussed in this work. Quantitative analyses have been provided in determining design parameters in various subsystems. The analyses ensure that a 10-bit resolution is achieved for the pipeline ADC. Both Flash ADC and pipeline ADC were implemented in a 0.25 mum and 0.18 mum CMOS process respectively, and results demonstrating their successful operation are presented.
Sah, Puja. "Implementing Digital Logic Design Concepts Using Paper Electronics." Thesis, University of North Texas, 2018. https://digital.library.unt.edu/ark:/67531/metadc1157633/.
Full textDahlgren, Linnea, and Gavin Nejsum. "Digital Applications for Laboratory Sessions in Electronics Courses." Thesis, Malmö universitet, Institutionen för datavetenskap och medieteknik (DVMT), 2021. http://urn.kb.se/resolve?urn=urn:nbn:se:mau:diva-44320.
Full textUnder året 2020 insågs det att det finns bristande kunskap om vad som krävs för att kunna hålla elektroniklaborationer på distans. Trotts en pandemi så fick de nya ingenjörsstudenterna komma till universitetet för att utföra sina elektroniklaborationer. Detta har lett till denna studie som undersöker vad som krävs av en applikation för att kunna användas på elektroniklaborationerna på Malmö Universitet samt vilka applikationer som kan uppfylla dessa krav. Det finns två olika sorters applikationer som används, simulatorer och fjärrlaboration. Endast simulatorer testades i denna studie. Det utfördes en komparativ studie som använde sig av olika metoder. För att samla information om elektronikkursen och applikationerna så används metoderna intervju, specifikations granskning och en två delad fallstudie. Intervjun utfördes med de två lektorerna i kursen DA215A. Metoderna resulterade i kvalitativa data om 6 applikationer varav 5 är lämpliga att använda för introducerande laborationer och endast en är lämplig för avancerade laborationer. För att komma fram till dessa 6 applikationer undersöktes 23 olika simulatorer och fjärrlaboration. Applikationerna visade alla egna fördelar vilket leder till att syftet för att implementera en applikation i en kurs bör vara tydligt för att välja den applikation som passar syftet bäst.
Bhadra, Jayanta. "Abstraction techniques for verification of digital designs." Access restricted to users with UT Austin EID Full text (PDF) from UMI/Dissertation Abstracts International, 2001. http://wwwlib.umi.com/cr/utexas/fullcit?p3024993.
Full textFenton, David. "Digital noise cancellation for xDSL." Thesis, University of Ottawa (Canada), 1999. http://hdl.handle.net/10393/8533.
Full textZheng, Dong. "RST invariant digital image watermarking." Thesis, University of Ottawa (Canada), 2003. http://hdl.handle.net/10393/26554.
Full textPasca, Isabela Mona. "Neural network digital hardware implementation." Thesis, University of Ottawa (Canada), 2007. http://hdl.handle.net/10393/27902.
Full textCorrin, Emlyn Peter. "Development of digital readout electronics for the CMS tracker." Thesis, Imperial College London, 2003. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.401285.
Full textRivers, Mark G. "Object-oriented data management for digital electronics CAD systems." Thesis, University of Liverpool, 1994. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.386801.
Full textCelanovic, Ivan. "A Distributed Digital Control Architecture for Power Electronics Systems." Thesis, Virginia Tech, 2000. http://hdl.handle.net/10919/34998.
Full textMaster of Science
Andersson, Peter. "Överföring av digital video via FireWire." Thesis, Linköping University, Department of Electrical Engineering, 2002. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-1009.
Full textTransmission of digital signals is today more frequently used than transmission of analog signals. One reason for this is that a digital signal is less sensitive to noise than an analog, another reason is that almost all signals today are handled in a digital format. This thesis describes the development of a system that receives digital video signals through FireWire. The standard for FireWire, which is a high performance serial bus, is under development. Today the standard of the bus supports transmission of data with a speed of up to 400 Mbit/s. In the future FireWire is supposed to transmit data with a speed of up to 3,2 Gbit/s. The thesis gives an introduction to the technique for FireWire and how it is implemented. It also includes a short description of digital video signals in DVCAM format.
Lee, Sae Hun. "A unified approach to optimal multiprocessor implementations from non-parallel algorithm specifications." Diss., Georgia Institute of Technology, 1986. http://hdl.handle.net/1853/16745.
Full textLandernäs, Krister. "Implementation of digital-serial LDI/LDD allpass filters." Doctoral thesis, Mälardalen University, Department of Computer Science and Electronics, 2006. http://urn.kb.se/resolve?urn=urn:nbn:se:mdh:diva-155.
Full textIn this thesis, digit-serial implementation of recursive digital filters is considered. The theories presented can be applied to any recursive digital filter, and in this thesis we study the lossless discrete integrator (LDI) allpass filter. A brief introduction regarding suppression of limit cycles at finite wordlength conditions is given, and an extended stability region, where the second-order LDI allpass filter is free from quantization limit cycles, is presented.
The realization of digit-serial processing elements, i.e., digit-serial adders and multipliers, is studied. A new digit-serial hybrid adder (DSHA) is presented. The adder can be pipelined to the bit level with a short arithmetic critical path, which makes it well suited when implementing high-throughput recursive digital filters.
Two digit-serial multipliers which can be pipelined to the bit level are considered. It is concluded that a digit-serial/parallelmultiplier based on shift-accumulation(DSAAM) is a good candidate when implementing recursive digital systems, mainly due to low latency. Furthermore, our study shows that low latency will lead to higher throughput and lower power consumption.
Scheduling of recursive digit-serial algorithms is studied. It is concluded that implementation issues such as latency and arithmetic critical path are usually required before scheduling considerations can be made. Cyclic scheduling using digit-serial arithmetics is also considered. It is shown that digit-serial cyclic scheduling is very attractive for high-throughput implementations.
Wang, Sha. "Video quality measurement using digital watermarking." Thesis, University of Ottawa (Canada), 2005. http://hdl.handle.net/10393/27076.
Full textHawrysh, Evan M. (Evan Mark). "Digital architectures for analog signal generation." Thesis, McGill University, 1996. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=24058.
Full textShenoy, Sandeep P. (Sandeep Pundalika). "Switching activity in CMOS digital circuits." Thesis, McGill University, 1996. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=24071.
Full textThe objective of this thesis is to develop and implement a method to further improve upon the switching activity estimate through consideration of reconvergent fanout regions in the circuit. The idea is to impose functional consistency upon the waveforms at the nodes of a subset of the circuit to obtain an exact count of the number of transitions and potentially the exact waveforms which give rise to that. The result is the same as if an exact simulation was performed, but the novelty here is in the technique. An exact simulation would have exponential complexity as all possible waveforms on the PIs to the sub-circuit would have to be enumerated. Branch and bound techniques are used here instead to execute a progressively limited analysis which avoids exponential complexity. Furthermore heuristics are used to speed up the algorithm.
In addition a simple greedy algorithm has been developed and implemented to identify the sub-circuits where application of the above described technique would have the best results. The greedy algorithm represents only a preliminary step, and further work needs to be done on a more comprehensive circuit partitioning technique.
Greenwood, Rob. "Semantic analysis for system level design automation." Thesis, This resource online, 1992. http://scholar.lib.vt.edu/theses/available/etd-10062009-020216/.
Full textLeung, Lap-Fai. "Reducing energy consumption of single and multiple processors core systems using dynamic voltage scheduling /." View Abstract or Full-Text, 2003. http://library.ust.hk/cgi/db/thesis.pl?ELEC%202003%20LEUNGL.
Full textIncludes bibliographical references (leaves 59-61). Also available in electronic version. Access restricted to campus users.
Mayyass, Khaled A. "Gradient adaptive digital filtering: Problems and solutions." Thesis, University of Ottawa (Canada), 1995. http://hdl.handle.net/10393/9498.
Full textShen, Shumin. "A floating-point analog-to-digital converter." Thesis, University of Ottawa (Canada), 2004. http://hdl.handle.net/10393/26772.
Full textChan, Na-Han. "Rapid current analysis for CMOS digital circuits." Thesis, McGill University, 1994. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=26380.
Full textExtension tests on benchmark circuits containing up to 555 gates, which were analysed with CUREST using thousands of primary input patterns, demonstrate that the current analysis time is in the range of 1ms per gate per input pattern, using a SUN4/490 workstation with 32 Mb of main memory, running the SUN OS 4.103 operating system. The peak value of the total supply current, the current rise-time, and the time at which the peak occurs are usually computed to within 10% of HSPICE. However, appreciable errors often occur in the average current. This is because at the moment we do not have a good model for dealing with incomplete transitions associated with glitches in a CMOS gate.
Thomas, Bruce Allen. "New aspects of digital color image enhancement." Diss., The University of Arizona, 1999. http://hdl.handle.net/10150/289128.
Full textSopeña, i. Martínez Pol. "Laser-induced forward transfer for printed electronics applications." Doctoral thesis, Universitat de Barcelona, 2020. http://hdl.handle.net/10803/670919.
Full textSyed, Arsalan Jawed. "Analog-to-Digital Converter Design for Non-Uniform Quantization." Thesis, Linköping University, Department of Electrical Engineering, 2004. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-2654.
Full textThe thesis demonstrates a low-cost, low-bandwidth and low-resolution Analog-to- Digital Converter(ADC) in 0.35 um CMOS Process. A second-order Sigma-Delta modulator is used as the basis of the A/D Converter. A Semi-Uniform quantizer is used with the modulator to take advantage of input distributions that are dominated by smaller-amplitude signals e.g. Audio, Voice and Image-sensor signals. A Single-bit feedback topology is used with a multi-bit quantizer in the modulator. This topology avoids the use of a multi-bit DAC in the feedback loop – hence the system does not need to use digital correction techniques to compensate for a multi-bit DAC nonlinearity.
High-Level Simulations of the second-order Sigma-Delta modulator single-bit feedback topology along with a Semi-Uniform quantizer are performed in Cadence. Results indicate that a 5-bit Semi-Uniform quantizer with a Over-Sampling Ratio of 32, can achieve a resolution of 10 bits, in addition, a semi-uniform quantizer exhibits a 5-6 dB gain in SNR over its uniform counterpart for input amplitudes smaller than –10 dB. Finally, this system is designed in 0.35um CMOS process.
Walls, Kirsty. "Nanophotonic filters for digital imaging." Thesis, University of Glasgow, 2013. http://theses.gla.ac.uk/4514/.
Full textHe, Wei. "Adaptive-rate digital speech transmission." Thesis, University of Warwick, 1993. http://wrap.warwick.ac.uk/104723/.
Full textMcEwan, Alistair. "Direct digital synthesis by analogue interpolation." Thesis, University of Oxford, 2004. http://ora.ox.ac.uk/objects/uuid:3def187d-5172-463c-9498-55898782f663.
Full textRossi, Michel. "Iterative least squares algorithms for digital filter design." Thesis, University of Ottawa (Canada), 1996. http://hdl.handle.net/10393/10099.
Full textLiu, Yan. "Rotation, scaling and translation invariant digital image watermarking." Thesis, University of Ottawa (Canada), 2004. http://hdl.handle.net/10393/26699.
Full textDebski, Michal. "Self-calibrating floating-point analog-to-digital converter." Thesis, University of Ottawa (Canada), 2005. http://hdl.handle.net/10393/26884.
Full textQi, Huiyan. "Human visual system based adaptive digital image watermarking." Thesis, University of Ottawa (Canada), 2006. http://hdl.handle.net/10393/27287.
Full textPishdad, Bardia. "Nyquist-rate analog-to-digital conversion with calibration." Thesis, McGill University, 2002. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=29544.
Full textLeung, Christopher. "Distributed resource allocation algorithms for digital subscriber lines." Thesis, McGill University, 2011. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=103633.
Full textL'environnement des lignes d'abonné numérique (DSL) est caractérisé par un affaiblissement progressif de fréquences et une diaphonie potentiellement large entre utilisateurs. L'allocation de ressources dans le DSL permet d'utiliser le réseau DSL efficacement en gérant l'interférence produite par la diaphonie tout en prenant en compte l'affaiblissement progressif de fréquences. Les algorithmes d'allocation de ressources antérieurs étaient construits sur les principes de la pire éventualité. Plus récemment, la gestion dynamique du spectre (DSM) a permis aux algorithmes d'allocation de ressources de s'adapter continuellement aux caractéristiques des voies de transmission et cela a permis le développement de quelques algorithmes. D'un côté, il y a le remplissage d'eau itératif (IWF), un algorithme à faible complexité opérationnelle qui peut être implémenté indépendamment par chaque utilisateur. D'un autre côté, il y a les algorithmes qui gèrent tous les utilisateurs afin d'allouer les ressources beaucoup plus efficacement que le IWF. Par contre, ces algorithmes ne peuvent pas être complètement distribués parmi les utilisateurs et ils ont une plus grande complexité. Dans ce mémoire de maîtrise, un aperçu de l'environnement DSL et des algorithmes d'allocation de ressources est introduit. Ensuite, trois alternatives pouvant s'exécuter plus rapidement que la méthode par bissection utilisée dans le sous-algorithme du IWF sont présentées. Parmi ces alternatives, une nouvelle méthode par projection est proposée pour des cas spéciaux, et une nouvelle méthode se basant sur la récursivité, le remplissage d'eau récursif généralisé (GRWF), est proposée pour les problèmes d'allocation de ressources généralisés. L'algorithme d'équilibre de spectre autonome utilisant plusieurs lignes de référence (ASB-MRL) est ensuite présenté comme un algorithme capable d'obtenir une performance similaire aux algorithmes qui gèrent les ressources de tous les utilisateurs. Toutefois, le ASB-MRL retient les avantages du IWF: la faible complexité et l'implémentation distribué. Par la suite, un ensemble de conditions sur le réseau DSL virtuel contenant les lignes de référence est introduit pour s'assurer que le ASB-MRL alloue les ressources de façon quasi-optimale.
Gaiotti, Serge. "Worst-case delay estimation of digital MOS circuits." Thesis, McGill University, 1992. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=60690.
Full textKrantz, Emil. "Design of a Digital Down Converter for LTE in an FPGA." Thesis, University of Gävle, Faculty of Engineering and Sustainable Development, 2010. http://urn.kb.se/resolve?urn=urn:nbn:se:hig:diva-6879.
Full textIn thesis a Digital Down Converter (DDC) for Long Term Evolution (LTE) signals is designed. The DDC shall be implemented in hardware in a Field Programmable Gate Array (FPGA). For an FPGA the desired operating speed is high. The purpose of this thesis is therefore to determine if it is possible to design such a system.
The proposed DDC design consists of an efficient quadrature demodulator and a data rate decimation system. The decimation system consists of a Cascaded Integrator Comb (CIC) filter and a compensating Finite Impulse Response (FIR) filer. It is shown how the CIC and FIR filter can be made parallel in order to increase the data rate while still maintaining the clock speed.
This thesis shows that it is possible to design an FPGA based DDC for LTE signals with a decimation factor of 13, running at 399.36 MHz. The estimated performance increase of FPGA based design compared to the software based design is 319 times. Since floating-point numbers is inefficient to implement in hardware, thesis uses integer filter coefficients. This introduced gain in the system. This shows that fixed-point filter coefficients is to prefer.
I den här uppsatsen utvecklas en digital nerkonverterare (DDC) för signaler inom Long Term Evolution (LTE). DDC:n skall implementeras i hårdvara i en Field Programmable Gate Array (FPGA). Den önskade datahastigheten är hög för en FPGA. Därför är syftet med denna uppsatts att undersöka om det är möjligt att implementera ett sådant system i en FPGA.
Den framtagna designen av en DDC består av en effektiv I/Q-demodulator och ett datahastighetsdecimeringssystem. Systemet för att minska datahastigheten består av ett Cascaded Integrator Comb-filter (CIC) och ett kompenserande Finite Impulse Response-filter (FIR). Det visas hur CIC- och FIR-filter kan parallelliseras för att öka datahastigheten medan klockhastigheten bibehålls.
Det visas att det är möjligt att designa en FPGA-baserad DDC för LTE-signeler, med en decimeringsfactor på 13, som kör med en hastighet på 399.36 MHz. Den uppskattade prestandaökningen för denna FPGA-baserade lösning i jämförelse med mjukvarubaserad design är 319 gånger. I den här uppsatsen användes heltalsfilterkoefficienter eftersom flyttal inte kan implementeras effektivt i hårdvara. Detta skapade dock en oönskad förstärkning i det totala systemet. Därför är så kallade fixpunktsdecimaltal att föredra.
Karlsson, Magnus. "Direktsamplande digital transciever." Thesis, Linköping University, Department of Science and Technology, 2002. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-1658.
Full textMaster thesis work at ITN (Department of Science and Technology) in the areas of A/D-construction and RF-circuit design. Major goal of project were to research suitable possibilities for implementations of direct conversion in transceivers operating in the 160MHz band, theoretic study followed by development of components in the construction environment Cadence. Suitable A/D- converter and other important parts were selected at the end of the theoretic study. Subsampling technique was applied to make A/D sample requirements more realistic to achieve. Besides lowering requirements on A/D-converter it allows a more simple construction, which saves more components than subsampling adds. Subsampling add extra noise, because of that an A/D-converter based on the RSD algorithm was chosen to improve error rate. To achieve high bit-processing rate compared to the used number of transistors, pipeline structure were selected as conversion method. The receiver was that part which gained largest attention because it’s the part which is most interesting to optimise. A/D-conversion is more difficult to construct than D/A conversion, besides there’s more to gain from eliminating mixers in the receiver than in the transmitter.
Matoglu, Erdem. "Statistical design, analysis, and diagnosis of digital systems and embedded RF circuits." Diss., Available online, Georgia Institute of Technology, 2004:, 2003. http://etd.gatech.edu/theses/available/etd-06072004-131249/unrestricted/matoglu%5Ferdem%5F200405%5Fphd.pdf.
Full textNader, Charles. "Enhancing Radio Frequency System Performance by Digital Signal Processing." Licentiate thesis, University of Gävle, Department of Electronics, Mathematics and Natural Sciences, 2010. http://urn.kb.se/resolve?urn=urn:nbn:se:hig:diva-7312.
Full textIn this thesis measurement systems for the purpose of characterization of radio frequency power amplifiers are studied. Methods to increase the speed, accuracy, bandwidth, as well as to reduce the sampling requirements and testing cost are presented. A method intended for signal shaping with respect to peak to-average ratio reduction and its effects-improvements on the radio frequency front-end performance is investigated.
A time domain measurement system intended for fast and accurate measurements and characterization of radio frequency power amplifiers is discussed. An automated, fast and accurate technique for power and frequency sweep measurements is presented. Multidimensional representation of measured figure of merits is evaluated for its importance on the production-testing phase of power amplifiers.
A technique to extend the digital bandwidth of a measurement system is discussed. It is based on the Zhu-Frank generalized sampling theorem which decreases the requirements on the sampling rate of the measurement system. Its application for power amplifiers behavioral modeling is discussed and evaluated experimentally.
A general method for designing multitone for the purpose of out-of-band characterization of nonlinear radio frequency modules using harmonic sampling is presented. It has an application with the validation of power amplifiers behavioral models in their out-of-band frequency spectral support when extracted from undersampled data.
A method for unfolding the frequency spectrum of undersampled wideband signals is presented. It is of high relevance to state-of-the-art radio frequency measurement systems which capture repetitive waveform based on a sampling rate that violates the Nyquist constraint. The method is presented in a compact form, it eliminates ambiguities caused by folded frequency spectra standing outside the Nyquist band, and is relevant for calibration matters.
A convex optimization reduction-based method of peaks-to-average ratio of orthogonal frequency division multiplexing signals is presented and experimentally validated for a wireless local area network system. Improvements on the radio frequency power amplifier level are investigated with respect to power added efficiency, output power, in-band and out-of-band errors. The influence of the power distribution in the excitation signal on power amplifier performance was evaluated.
Vongurai, Rawin. "Development of digital filtering techniques in three-dimensional TLM models." Thesis, University of Nottingham, 2013. http://eprints.nottingham.ac.uk/13651/.
Full textCervantes, Jonathan A. "Health prognosis of electronics via power profiling." To access this resource online via ProQuest Dissertations and Theses @ UTEP, 2009. http://0-proquest.umi.com.lib.utep.edu/login?COPT=REJTPTU0YmImSU5UPTAmVkVSPTI=&clientId=2515.
Full textWenzel, Robert Joseph. "Multigigahertz digital test system electronics and high frequency data path modeling." Diss., Georgia Institute of Technology, 1997. http://hdl.handle.net/1853/13334.
Full textBakolo, Rodwell S. "Design and implementation of a RSFQ superconductive digital electronics cell library." Thesis, Stellenbosch : Stellenbosch University, 2011. http://hdl.handle.net/10019.1/17936.
Full textENGLISH ABSTRACT: Rapid Single Flux Quantum (RSFQ) cells are key in the design of complex and applicable RSFQ electronic circuits. These cells are low-level circuit elements that are used repeatedly to build larger, applicable RSFQ circuitry. Making these cells simple to layout and manufacture, but reliable for extensive use demands a careful development process for RSFQ cells. Cell functionality is verified through simulations, thereafter the cell is laid out in special software packages. Inductance of on-chip superconductor structures is extracted through careful modelling with numerical field solver software. A cell library has been developed by incorporating existing or published cells after further analysis and optimization, as well as developing new cells. Cells that have been adapted into the library include the Josephson transmission line (JTL), Splitter, Merger, D-Flip Flop (DFF), T-Flip Flop (TFF), NOT, AND, OR and XOR, DC-SFQ and SFQ-DC and PTL Driver and Receivers. New cells include NOR, NAND and XNOR. The cells were designed for the IPHT’s RSFQ1D 1kA/cmª and Hypres’ 4.5kA/cmª processes. The cells in the library have good bias current operating margins obtained through simulations (> ±26%). All cells have all the parameters listed in the thesis including extracted inductance values. In order to have a complete and verified RSFQ cell library, cells have been sent for fabrication at IPHT and Hypres facilities. These cells can now be tested on-chip, in the laboratory, to establish functionality and practical bias current margins. All test signal patterns and bias currents required for testing are defined to allow co-workers or collaborators to test the cells.
AFRIKAANSE OPSOMMING: "Rapid Single Flux Quantum" (RSFQ) selle is van sleutelbelang in die ontwerp van komplekse en toepaslike RSFQ elektroniese stroombane. Hierdie selle is laevlak stroombaanelemente wat herhaaldelik gebruik word om groter RSFQ bane mee te bou. Versigtige ontwikkeling is nodig om hierdie selle eenvoudig vir uitleg en vervaardiging te hou terwyl dit ook betroubaar is vir wye gebruik. Selfunksionaliteit word geverifieer deur middel van simulasies, waarna selle vir vervaardiging uitgelê word in spesiale sagtewarepakette. Induktansie van supergeleierstrukture op vervaardigde skyfies word deur versigtige modellering met behulp van numeriese veldoplossingsagteware onttrek. In hierdie tesis is ’n selbiblioteek ontwerp deur bestaande (gepubliseerde) selle verder te analiseer en optimeer, en deur nuwe selle te ontwerp om die biblioteek volledig te maak. Selle wat aangepas is vir hierdie biblioteek sluit die Josephson-Transmissielyn (JTL), Verdeler, Samevoeger, DWipkring (DFF), T-Wipkring (TFF), NIE, EN, OF en XOF, asook die DC-SFQ en SFQ-DC selle en Passiewe Transmissielyn (PTL) drywers en ontvangers in. Nuwe selle sluit die NOF, NEN en XNOF hekke in. Die selle is ontwerp en uitgelˆe vir beide IPHT se RSFQ1D 1kA/cmª en Hypres se4.5kA/cmª prosesse. Die selle in die biblioteek toon goeie voorspanningstroom-werksmarges, soos verkry deur simulasie (> ±26%). Parameters en berekende induktansies vir alle selle word in die tesis gelys vir naslaandoeleindes. Vir die daarstel van ’n volledige en geverifieerde RSFQ selbiblioteek is selontwerpe vir vervaardiging na IPHT en Hypres gestuur. Aangesien vervaardiging slegs een maal per jaar by IPHT gedoen word, is die skyfies egter nog nie beskikbaar nie. Na vervaardiging kan die skyfies egter getoets word om selfunksionaliteit in die laboratorium te meet. Ten einde hierdie toetsing vir enige medewerker te vergemaklik, word alle toetsparameters soos voorspanningstroom en intreeseinpatrone in die tesis gedefinieer.
Wong, Si Seng. "Design of analog-to-digital converters with binary search algorithm and digital calibration techniques." Thesis, University of Macau, 2011. http://umaclib3.umac.mo/record=b2493310.
Full textNoël, Gaétan. "Identification of moving objects in colour digital video sequences." Thesis, University of Ottawa (Canada), 2002. http://hdl.handle.net/10393/6136.
Full textTaillefer, Christopher. "Analog-to-digital conversion via time-mode signal processing." Thesis, McGill University, 2008. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=18669.
Full textLes convertisseurs conventionnels pour changer la tension analogique à une tension numérique emploient les amplificateurs de tension, les comparateurs de tension, et les résaux de condensateur sélectionable pour acquir leur traitement de signal. En comparaison le circuit des modules analogues vis-à-vis le circuit numérique nous constatons une augmentation de puissance, une superficie de silicium moins compacte, et un traitement de données beaucoup plus lent. Une méthodologie est proposée pour le traitement du signal qui établi la conversion analogue à numérique sur les signaux de tension et tout en mettant en oeuvre tous les circuits dans un format numérique de type circuit à semiconducteur oxyde-métal à symétrie complémentaire (CMOS). Cette méthodologie reconnue sur le nom de technique-temporelle donne un traitement de signal par domaine temporel en employant la variance de cadence entre les temps comme un signal intermédiare entre la tension d'entrée et la tension de sortie numérique. Les formats numériques de type circuit semiconducteur nous offrent une alternative en temps convertisseur d'analogue à numérique avec l'avantage d'une unité compact, robuste, un coût de puissance réduit, et une haute-vitesse efficace. Il existe cinq topologies principales dans les convertisseurs analogiques à numérique: flash, approximations successives, pipeline, delta-sigma, convertisseurs intégrés. Dans chacune des topologies mentionnées ci-dessus, le traitement de signal par technique-temporelle est une méthode réconnue. Les circuits employés par chaque convertisseur de donnée par technique temporelle sont décrits lorsque le niveau du système est approprié, le niveau du transitor, et les données expérimentales sont identifiés. Trois circuits intégrés (CI) ont été conçus et fabriqués, avec une technologie de 0,18-µm CMOS pour démontrer la possibilité de la méthodologie du techniquetemporelle convertisseur analogique-numéri
Sukhon, Mohammad. "Double-sampled digital-feedforward second-order delta-sigma modulator." Thesis, McGill University, 2009. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=32527.
Full textUn modulateur delta sigma 12-bit 2.8-MHz conçu pour des applications ADSL est présenté dans ce mémoire. Le processus de conception est décrit en deux phases: la conception au niveau du système suivie de la réalisation au niveau du circuit. Lors de la première phase, les paramètres du système sont choisis et les spécifications analogiques du circuit sont dérivées. La phase de l'implémentation du circuit impliquait la conception de circuits analogiques tels que amplificateurs opérationnels respectant les spécifications du système. La conception du circuit a été réalisée sur la technologie 1-V 65-nm CMOS. Le doubleéchantillonnage a été employé afin que les circuits de condensateurs-commutés soient plus économiques en terme de puissance. La technique d'action directe (feedforward) a été utilisée sur le signal d'entrée afin de réduire l'amplitude à la sortie des amplificateurs. La technique d'action directe digitale sur le signal d'entrée est utilisée et présentée comme une alternative à son homologue analogique.
Noriega, Leonardo Antonio. "The colorimetric segmentation of textured digital images." Thesis, Southampton Solent University, 1998. http://ssudl.solent.ac.uk/2444/.
Full textYogi, Nitin Agrawal Vishwani D. "Spectral methods for testing of digital circuits." Auburn, Ala, 2009. http://hdl.handle.net/10415/1750.
Full text