Contents
Academic literature on the topic 'Architecture parallelisante'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Architecture parallelisante.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Journal articles on the topic "Architecture parallelisante"
Szénási, Sándor. "Solving the inverse heat conduction problem using NVLink capable Power architecture." PeerJ Computer Science 3 (November 20, 2017): e138. http://dx.doi.org/10.7717/peerj-cs.138.
Full textTaygan, Ugur, and Adnan Ozsoy. "Performance analysis and GPU parallelisation of ECO object tracking algorithm." New Trends and Issues Proceedings on Advances in Pure and Applied Sciences, no. 12 (April 30, 2020): 109–18. http://dx.doi.org/10.18844/gjpaas.v0i12.4991.
Full textRice, J. E., and K. B. Kent. "Case studies in determining the optimal field programmable gate array design for computing highly parallelisable problems." IET Computers & Digital Techniques 3, no. 3 (2009): 247. http://dx.doi.org/10.1049/iet-cdt.2008.0042.
Full textDyubele, Sithembiso, and Duncan Anthony Coulter. "A Hybrid Agent-Oriented Stochastic Diffusion Search and Beam Search Architecture." International Conference on Intelligent and Innovative Computing Applications 2024 (November 30, 2024): 214–24. https://doi.org/10.59200/iconic.2024.023.
Full textHaveraaen, Magne. "Machine and Collection Abstractions for User-Implemented Data-Parallel Programming." Scientific Programming 8, no. 4 (2000): 231–46. http://dx.doi.org/10.1155/2000/485607.
Full textPeakman, Aiden, Thomas Bennett, Kerr Fitzgerald, Robert Gregg, and Glyn Rossiter. "NEXUS FRAMEWORK FOR WHOLE-CORE FUEL PERFORMANCE: CURRENT APPLICATIONS AND FUTURE TRENDS." EPJ Web of Conferences 247 (2021): 12001. http://dx.doi.org/10.1051/epjconf/202124712001.
Full textJiang, Xinyu, Chenfei Ma, and Kianoush Nazarpour. "Posture-invariant myoelectric control with self-calibrating random forests." Frontiers in Neurorobotics 18 (December 4, 2024). https://doi.org/10.3389/fnbot.2024.1462023.
Full textTang, Duowei, Peter Kuppens, Luc Geurts, and Toon van Waterschoot. "End-to-end speech emotion recognition using a novel context-stacking dilated convolution neural network." EURASIP Journal on Audio, Speech, and Music Processing 2021, no. 1 (May 12, 2021). http://dx.doi.org/10.1186/s13636-021-00208-5.
Full textDissertations / Theses on the topic "Architecture parallelisante"
Louetsi, Kenelm. "Un environnement de développement d'applications sur un processeur à beaucoup de cœurs parallélisant." Electronic Thesis or Diss., Perpignan, 2024. http://www.theses.fr/2024PERP0024.
Full textDigital objects of the future (domestic robots, autonomous vehicles, automatic spacecraft, ...) will need both computing power and safety. The Little Big Processor (LBP) is suitable for this challenge: it has an innovative approach to parallelism which offers the advantages of computing power while guaranteeing a certain determinism of execution. This execution determinism brings a level of operational safety essential in most devices interacting with the world and humans. In the present thesis we created a development environment for LBP, with a compiler, a loader and a debugger. These tools are classic but in this case, they will have to be adapted to the implementation of parallelized OpenMP applications for LBP. Following the creation of the development environment, we defined a deterministic parallel model for embedded bare-metal. This model has been evaluated on a embedded bare-metal platform, and this allowed us to confirm that it is possible to have a deterministic parallel execution which keeps the performance speedups from parallelism