Relevant bibliographies by topics / 22-nm technology node

Academic literature on the topic '22-nm technology node'

Author: Grafiati
Published: 6 September 2023

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Contents

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic '22-nm technology node.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "22-nm technology node"

1

Li, Zongru, Christopher Jarrett Elash, Chen Jin, Li Chen, Jiesi Xing, Zhiwu Yang, and Shuting Shi. "Comparison of Total Ionizing Dose Effects in 22-nm and 28-nm FD SOI Technologies." Electronics 11, no. 11 (June 1, 2022): 1757. http://dx.doi.org/10.3390/electronics11111757.

Full text
Abstract:
Total ionizing dose (TID) effects from Co-60 gamma ray and heavy ion irradiation were studied at the 22-nm FD SOI technology node and compared with the testing results from the 28-nm FD SOI technology. Ring oscillators (RO) designed with inverters, NAND2, and NOR2 gates were used to observe the output frequency drift and current draw. Experimental results show a noticeable increased device current draw and decreases in RO frequencies where NOR2 ROs have the most degradation. As well, the functionality of a 256 kb SRAM block and shift-register chains were evaluated during C0-60 irradiation. SRAM functionality deteriorated at 325 krad(Si) of the total dosage, while the FF chains remained functional up to 1 Mrad(Si). Overall, the 22-nm FD SOI results show better resilience to TID effects compared to the 28-nm FD SOI technology node.
APA, Harvard, Vancouver, ISO, and other styles
2

Xu, Peng, Yinghua Piao, Liang Ge, Cheng Hu, Lun Zhu, Zhiwei Zhu, David Wei Zhang, and Dongping Wu. "Investigation of Novel Junctionless MOSFETs for Technology Node Beyond 22 nm." ECS Transactions 44, no. 1 (December 15, 2019): 33–39. http://dx.doi.org/10.1149/1.3694293.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Holmes, Steven. "22-nm-node technology active-layer patterning for planar transistor devices." Journal of Micro/Nanolithography, MEMS, and MOEMS 9, no. 1 (January 1, 2010): 013001. http://dx.doi.org/10.1117/1.3302125.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Baklanov, Mikhail R., Evgeny A. Smirnov, and Larry Zhao. "Ultra Low Dielectric Constant Materials for 22 nm Technology Node and Beyond." ECS Transactions 35, no. 4 (December 16, 2019): 717–28. http://dx.doi.org/10.1149/1.3572315.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Saxena, Shubhangi, and Kamsali Manjunathachari. "Novel Nanoelectronic Materials and Devices: For Future Technology Node." ECS Transactions 107, no. 1 (April 24, 2022): 15701–11. http://dx.doi.org/10.1149/10701.15701ecst.

Full text
Abstract:
Since the last six decades, technology node has grown smaller from micrometer to nanometer dimensions. In continuation of Moore's Law, the research is going on for device/supply voltage shrinking to go beyond 22 nm CMOS technology node. However, many physical and quantum challenges appear at a smaller scale, which causes shrinking beyond 22 nm critical and needs innovative materials and devices for scaling in the nanometer regime. Incorporating nanoengineered materials to realize research achievements has shown timely development with significant influence in electronic industries. These new materials and devices hold promise as potential device candidates to be integrated onto the silicon platform to enhance semiconductor industry growth and extend Moore's Law. Here we address state–of–the–art research trends in nanomaterials and nanodevices for future technology node and discuss associated challenges.
APA, Harvard, Vancouver, ISO, and other styles
6

Huang, Zhengfeng, Yan Zhang, Wenhui Wu, Lanxi Duan, Huaguo Liang, Yiming Ouyang, Aibin Yan, and Tai Song. "A high-speed quadruple-node-upset-tolerant latch in 22 nm CMOS technology." Microelectronics Reliability 147 (August 2023): 115032. http://dx.doi.org/10.1016/j.microrel.2023.115032.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Li, Zongru, Christopher Elash, Chen Jin, Li Chen, Shi-Jie Wen, Rita Fung, Jiesi Xing, Shuting Shi, Zhi Wu Yang, and Bharat L. Bhuva. "SEU performance of Schmitt-trigger-based flip-flops at the 22-nm FD SOI technology node." Microelectronics Reliability 146 (July 2023): 115033. http://dx.doi.org/10.1016/j.microrel.2023.115033.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Lu, Peng, Can Yang, Yifei Li, Bo Li, and Zhengsheng Han. "Three-Dimensional TID Hardening Design for 14 nm Node SOI FinFETs." Eng 2, no. 4 (December 3, 2021): 620–31. http://dx.doi.org/10.3390/eng2040039.

Full text
Abstract:
The fin field-effect transistor (FinFET) has been the mainstream technology on the VLSI platform since the 22 nm node. The silicon-on-insulator (SOI) FinFET, featuring low power consumption, superior computational power and high single-event effect (SEE) resistance, shows advantages in integrated circuits for space applications. In this work, a rad-hard design methodology for SOI FinFETs is shown to improve the devices’ tolerance against the Total Ionizing Dose (TID) effect. Since the fin height direction enables a new dimension for design optimization, a 3D Source/Drain (S/D) design combined with a gate dielectric de-footing technique, which has been readily developed for the 14 nm node FinFETs, is proposed as an effective method for SOI FinFETs’ TID hardening. More importantly, the governing mechanism is thoroughly investigated using fully calibrated technology computer-aided design (TCAD) simulations to guide design optimizations. The analysis demonstrates that the 3D rad-hard design can modulate the leakage path in 14 nm node n-type SOI FinFETs, effectively suppress the transistors’ sensitivity to the TID charge and reduce the threshold voltage shift by >2×. Furthermore, the rad-hard design can reduce the electric field in the BOX region and lower its charge capture rate under radiation, further improving the transistor’s robustness.
APA, Harvard, Vancouver, ISO, and other styles
9

Changhwan Shin, Min Hee Cho, Yasumasa Tsukamoto, Bich-Yen Nguyen, Carlos Mazuré, Borivoje Nikolić, and Tsu-Jae King Liu. "Performance and Area Scaling Benefits of FD-SOI Technology for 6-T SRAM Cells at the 22-nm Node." IEEE Transactions on Electron Devices 57, no. 6 (June 2010): 1301–9. http://dx.doi.org/10.1109/ted.2010.2046070.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Shin, Changhwan, Nattapol Damrongplasit, Xin Sun, Yasumasa Tsukamoto, Borivoje Nikolic, and Tsu-Jae King Liu. "Performance and Yield Benefits of Quasi-Planar Bulk CMOS Technology for 6-T SRAM at the 22-nm Node." IEEE Transactions on Electron Devices 58, no. 7 (July 2011): 1846–54. http://dx.doi.org/10.1109/ted.2011.2139213.

Full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Dissertations / Theses on the topic "22-nm technology node"

1

Bansal, Anil Kumar. "CMOS scaling considerations in sub 10-nm node multiple-gate FETS." Thesis, IIT Delhi, 2019. http://eprint.iitd.ac.in:80//handle/2074/8046.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Books on the topic "22-nm technology node"

1

Wang, Guilei. Investigation on SiGe Selective Epitaxy for Source and Drain Engineering in 22 nm CMOS Technology Node and Beyond. Singapore: Springer Singapore, 2019. http://dx.doi.org/10.1007/978-981-15-0046-6.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Wang, Guilei. Investigation on Sige Selective Epitaxy for Source and Drain Engineering in 22 Nm CMOS Technology Node and Beyond. Springer Singapore Pte. Limited, 2020.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
3

Wang, Guilei. Investigation on SiGe Selective Epitaxy for Source and Drain Engineering in 22 nm CMOS Technology Node and Beyond. Springer, 2019.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
4

Balasinski, Artur. Design for Manufacturability: From 1d to 4D for 90 22 NM Technology Nodes. Springer New York, 2016.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
5

Balasinski, Artur. Design for Manufacturability: From 1D to 4D for 90–22 nm Technology Nodes. Springer, 2013.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
6

Balasinski, Artur. Design for Manufacturability: From 1D to 4D for 90-22 Nm Technology Nodes. Springer London, Limited, 2013.

Find full text
APA, Harvard, Vancouver, ISO, and other styles

Book chapters on the topic "22-nm technology node"

1

Wang, Guilei. "Strained Silicon Technology." In Investigation on SiGe Selective Epitaxy for Source and Drain Engineering in 22 nm CMOS Technology Node and Beyond, 9–21. Singapore: Springer Singapore, 2019. http://dx.doi.org/10.1007/978-981-15-0046-6_2.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Kaur, Ravneet, Charu Madhu, and Deepti Singh. "Impact of Buried Oxide Layer Thickness on the Performance Parameters of SOI FinFET at 22 nm Node Technology." In Advances in Intelligent Systems and Computing, 537–44. Singapore: Springer Singapore, 2018. http://dx.doi.org/10.1007/978-981-10-5903-2_54.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Wang, Guilei. "Introduction." In Investigation on SiGe Selective Epitaxy for Source and Drain Engineering in 22 nm CMOS Technology Node and Beyond, 1–7. Singapore: Springer Singapore, 2019. http://dx.doi.org/10.1007/978-981-15-0046-6_1.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Wang, Guilei. "Epitaxial Growth of SiGe Thin Films." In Investigation on SiGe Selective Epitaxy for Source and Drain Engineering in 22 nm CMOS Technology Node and Beyond, 23–48. Singapore: Springer Singapore, 2019. http://dx.doi.org/10.1007/978-981-15-0046-6_3.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Wang, Guilei. "SiGe S/D Integration and Device Verification." In Investigation on SiGe Selective Epitaxy for Source and Drain Engineering in 22 nm CMOS Technology Node and Beyond, 49–92. Singapore: Springer Singapore, 2019. http://dx.doi.org/10.1007/978-981-15-0046-6_4.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Wang, Guilei. "Pattern Dependency of SiGe Layers Selective Epitaxy Growth." In Investigation on SiGe Selective Epitaxy for Source and Drain Engineering in 22 nm CMOS Technology Node and Beyond, 93–111. Singapore: Springer Singapore, 2019. http://dx.doi.org/10.1007/978-981-15-0046-6_5.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Wang, Guilei. "Conclusions and Prospects." In Investigation on SiGe Selective Epitaxy for Source and Drain Engineering in 22 nm CMOS Technology Node and Beyond, 113–15. Singapore: Springer Singapore, 2019. http://dx.doi.org/10.1007/978-981-15-0046-6_6.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Yin, Huaxiang, and Jiaxin Yao. "Advanced Transistor Process Technology from 22- to 14-nm Node." In Complementary Metal Oxide Semiconductor. InTech, 2018. http://dx.doi.org/10.5772/intechopen.78655.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "22-nm technology node"

1

Gambino, J. P. "Copper interconnect technology for the 22 nm node." In 2011 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA). IEEE, 2011. http://dx.doi.org/10.1109/vtsa.2011.5872228.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Finders, Jo, Mircea Dusa, Jan Mulkens, Yu Cao, and Maryana Escalante. "Solutions for 22-nm node patterning using ArFi technology." In SPIE Advanced Lithography. SPIE, 2011. http://dx.doi.org/10.1117/12.881598.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Kazuya Ohuchi, Christian Lavoie, Conal E. Murray, Chris P. D'Emic, Isaac Lauer, Jack O. Chu, Bin Yang, et al. "Extendibility of NiPt silicide to the 22-nm node CMOS technology." In 2008 International Workshop on Junction Technology (IWJT). IEEE, 2008. http://dx.doi.org/10.1109/iwjt.2008.4540037.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Kim, Ryoung-Han, Steven Holmes, Scott Halle, Vito Dai, Jason Meiring, Aasutosh Dave, Matthew E. Colburn, and Harry J. Levinson. "22 nm technology node active layer patterning for planar transistor devices." In SPIE Advanced Lithography, edited by Harry J. Levinson and Mircea V. Dusa. SPIE, 2009. http://dx.doi.org/10.1117/12.814277.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Zhou, Renjie, Gabriel Popescu, and Lynford L. Goddard. "Finding defects in a 22 nm node wafer with visible light." In CLEO: Applications and Technology. Washington, D.C.: OSA, 2013. http://dx.doi.org/10.1364/cleo_at.2013.af2j.2.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Agarwal, Vivek Kumar, Manisha Guduri, and Aminul Islam. "Power and variability analysis of CMOS logic families @ 22-nm technology node." In 2014 3rd International Conference on Reliability, Infocom Technologies and Optimization (ICRITO) (Trends and Future Directions). IEEE, 2014. http://dx.doi.org/10.1109/icrito.2014.7014674.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Roy, Chandaramauleshwar, and Aminul Islam. "Comparative analysis of various 9T SRAM cell at 22-nm technology node." In 2015 IEEE 2nd International Conference on Recent Trends in Information Systems (ReTIS). IEEE, 2015. http://dx.doi.org/10.1109/retis.2015.7232929.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Gallitre, M., L. G. Gosset, A. Farcy, B. Blampey, R. Gras, C. Bermond, B. Flechet, and J. Torres. "Performance predictions of prospective air gap architectures for the 22 nm node." In 2007 IEEE International Interconnect Technology Conferencee. IEEE, 2007. http://dx.doi.org/10.1109/iitc.2007.382374.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Lu, Hai-Jin, Zong-Yan Pan, Pei-Yu Chen, Zhi-Cheng Zhang, and Ming-Zhi Chen. "Optimization of contact W related processes for 28/22 nm HKMG technology node." In 2021 5th IEEE Electron Devices Technology & Manufacturing Conference (EDTM). IEEE, 2021. http://dx.doi.org/10.1109/edtm50988.2021.9420977.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Colombeau, B., T. Thanigaivelan, E. Arevalo, T. Toh, R. Miura, and H. Ito. "Ultra-shallow Carborane molecular implant for 22-nm node p-MOSFET performance boost." In 2009 International Workshop on Junction Technology (IWJT). IEEE, 2009. http://dx.doi.org/10.1109/iwjt.2009.5166211.

Full text
APA, Harvard, Vancouver, ISO, and other styles
You might also be interested in the extended bibliographies on the topic '22-nm technology node' for particular source types:
Journal articles
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography