Auswahl der wissenschaftlichen Literatur zum Thema „Vth instability“
Geben Sie eine Quelle nach APA, MLA, Chicago, Harvard und anderen Zitierweisen an
Inhaltsverzeichnis
Machen Sie sich mit den Listen der aktuellen Artikel, Bücher, Dissertationen, Berichten und anderer wissenschaftlichen Quellen zum Thema "Vth instability" bekannt.
Neben jedem Werk im Literaturverzeichnis ist die Option "Zur Bibliographie hinzufügen" verfügbar. Nutzen Sie sie, wird Ihre bibliographische Angabe des gewählten Werkes nach der nötigen Zitierweise (APA, MLA, Harvard, Chicago, Vancouver usw.) automatisch gestaltet.
Sie können auch den vollen Text der wissenschaftlichen Publikation im PDF-Format herunterladen und eine Online-Annotation der Arbeit lesen, wenn die relevanten Parameter in den Metadaten verfügbar sind.
Zeitschriftenartikel zum Thema "Vth instability"
Senzaki, Junji, Atsushi Shimozato, Kazutoshi Kojima, Shinsuke Harada, Keiko Ariyoshi, Takahito Kojima, Yasunori Tanaka und Hajime Okumura. „Threshold Voltage Instability of SiC-MOSFETs on Various Crystal Faces“. Materials Science Forum 778-780 (Februar 2014): 521–24. http://dx.doi.org/10.4028/www.scientific.net/msf.778-780.521.
Der volle Inhalt der QuelleTadjer, Marko J., Karl D. Hobart, Eugene A. Imhoff und Fritz J. Kub. „Temperature and Time Dependent Threshold Voltage Instability in 4H-SiC Power DMOSFET Devices“. Materials Science Forum 600-603 (September 2008): 1147–50. http://dx.doi.org/10.4028/www.scientific.net/msf.600-603.1147.
Der volle Inhalt der QuelleSometani, Mitsuru, Dai Okamoto, Shinsuke Harada, Hitoshi Ishimori, Shinji Takasu, Tetsuo Hatakeyama, Manabu Takei, Yoshiyuki Yonezawa, Kenji Fukuda und Hajime Okumura. „Exact Characterization of Threshold Voltage Instability in 4H-SiC MOSFETs by Non-Relaxation Method“. Materials Science Forum 821-823 (Juni 2015): 685–88. http://dx.doi.org/10.4028/www.scientific.net/msf.821-823.685.
Der volle Inhalt der QuelleNa, Jeong-Hyeon, Jun-Hyeong Park, Won Park, Junhao Feng, Jun-Su Eun, Jinuk Lee, Sin-Hyung Lee et al. „Dependence of Positive Bias Stress Instability on Threshold Voltage and Its Origin in Solution-Processed Aluminum-Doped Indium Oxide Thin-Film Transistors“. Nanomaterials 14, Nr. 5 (04.03.2024): 466. http://dx.doi.org/10.3390/nano14050466.
Der volle Inhalt der QuelleKutsuki, Katsuhiro, Sachiko Kawaji, Yukihiko Watanabe, Masatoshi Tsujimura, Toru Onishi, Hirokazu Fujiwara, Kensaku Yamamoto und Takashi Kanemura. „Impact of Al Doping Concentration at Channel Region on Mobility and Threshold Voltage Instability in 4H-SiC Trench N-MOSFETs“. Materials Science Forum 858 (Mai 2016): 607–10. http://dx.doi.org/10.4028/www.scientific.net/msf.858.607.
Der volle Inhalt der QuelleSenzaki, Junji, Atsushi Shimozato, Kozutoshi Kajima, Keiko Aryoshi, Takahito Kojima, Shinsuke Harada, Yasunori Tanaka, Hiroaki Himi und Hajime Okumura. „Electrical Properties of MOS Structures on 4H-SiC (11-20) Face“. Materials Science Forum 740-742 (Januar 2013): 621–24. http://dx.doi.org/10.4028/www.scientific.net/msf.740-742.621.
Der volle Inhalt der QuelleKim, Sang Sub, Pyung Ho Choi, Do Hyun Baek, Jae Hyeong Lee und Byoung Deog Choi. „Abnormal Threshold Voltage Shifts in P-Channel Low-Temperature Polycrystalline Silicon Thin Film Transistors Under Negative Bias Temperature Stress“. Journal of Nanoscience and Nanotechnology 15, Nr. 10 (01.10.2015): 7555–58. http://dx.doi.org/10.1166/jnn.2015.11167.
Der volle Inhalt der QuelleOkamoto, Mitsuo, Mitsuru Sometani, Shinsuke Harada, Hiroshi Yano und Hajime Okumura. „Dynamic Characterization of the Threshold Voltage Instability under the Pulsed Gate Bias Stress in 4H-SiC MOSFET“. Materials Science Forum 897 (Mai 2017): 549–52. http://dx.doi.org/10.4028/www.scientific.net/msf.897.549.
Der volle Inhalt der QuelleDeb, Arkadeep, Jose Ortiz-Gonzalez, Mohamed Taha, Saeed Jahdi, Phillip Mawby und Olayiwola Alatise. „Impact of Turn-Off Gate Voltage and Temperature on Threshold Voltage Instability in Pulsed Gate Voltage Stresses of SiC MOSFETs“. Materials Science Forum 1091 (05.06.2023): 61–66. http://dx.doi.org/10.4028/p-lidhbt.
Der volle Inhalt der QuelleRescher, Gerald, Gregor Pobegen und Thomas Aichinger. „Impact of Nitric Oxide Post Oxidation Anneal on the Bias Temperature Instability and the On-Resistance of 4H-SiC nMOSFETs“. Materials Science Forum 821-823 (Juni 2015): 709–12. http://dx.doi.org/10.4028/www.scientific.net/msf.821-823.709.
Der volle Inhalt der QuelleDissertationen zum Thema "Vth instability"
Leurquin, Camille. „Etude des mécanismes de dégradation et Fiabilité dynamique des composants GaN sur Si“. Electronic Thesis or Diss., Université Grenoble Alpes, 2024. http://www.theses.fr/2024GRALT025.
Der volle Inhalt der QuelleTo contribute significantly to the global reduction of energy consumption, it is essential to develop electrical energy converters based on new power components, such as GaN on Si. These more compact and efficient components offer promising prospects. MOS-HEMT (MOS channel High Electron Mobility Transistor) power transistors based on GaN-on-Si, developed at CEA-Leti, target the market for low-voltage power converters (< 900 V). This architecture has demonstrated excellent performance in both static and dynamic aspects. However, temporal degradations under gate and drain stresses, as well as the degradation mechanisms, remain relatively unknown. The objective of this thesis is to explore the instabilities of the on-state resistance RON and threshold voltage VTH of these transistors, both during and after stresses of several hundred volts applied to the component's drain. This study was conducted using specially designed innovative electrical characterization techniques called HVBTI. A significant portion of the work focused on identifying the defects causing these deviations and understanding the underlying physical mechanisms involved in these degradations. The influence of epitaxial layers and architecture on the instability of VTH has been thoroughly investigated. While these studies have significantly enriched our understanding of GaN-on-Si transistors manufactured at CEA-Leti, the comprehension of RON and VTH instabilities still requires further exploration
Denais, Mickael. „ETUDE DES PHENOMENES DE DEGRADATION DE TYPENEGATIVE BIAS TEMPERATURE INSTABILITY (NBTI)DANS LES TRANSISTORS MOS SUBMICRONIQUES DESFILIERES CMOS AVANCEES“. Phd thesis, Université de Provence - Aix-Marseille I, 2005. http://tel.archives-ouvertes.fr/tel-00011973.
Der volle Inhalt der Quellefabrication où chaque nouvelle étape peut influer la fiabilité du composant. Les fabricants de semi-conducteurs
doivent garantir un niveau de fiabilité excellent pour garantir les performances à long terme du produit final.
Pour cela il est nécessaire de caractériser et modéliser les différents mécanismes de défaillance au niveau du
transistor MOSFET. Ce travail de thèse porte spécifiquement sur les mécanismes de dégradation de type «
Negative Bias Temperature Instability» communément appelé NBTI.
Basé sur la génération d'états d'interface, la génération de charges fixes et de piégeage de trous dans l'oxyde, le
modèle de dégradation proposé permet de prédire les accélérations en température et en champ électrique,
d'anticiper les phénomènes de relaxation, tout en restant cohérent avec les caractères intrinsèques de chaque
défauts et les modifications des matériaux utilisés.
Ce travail de thèse ouvre le champ à de nouvelles techniques d'analyse basées sur l'optimisation des méthodes
de tests et d'extraction de paramètres dans les oxydes ultra minces en évitant les phénomènes de relaxation qui
rendent caduques les techniques conventionnelles. Ainsi, une nouvelle technique dite « à la volée » a été
développée, et permet d'associer à la fois la mesure et le stress accéléré à l'aide de trains d'impulsions
appropriés.
Finalement, une nouvelle méthodologie est développée pour tenir compte des conditions réelles de
fonctionnement des transistors, et une approche novatrice de compensation du NBTI est proposée pour des
circuits numériques et analogiques.
Wang, Xuguang Kwong Dim-Lee. „A novel high-K SONOS type non-volatile memory and NMOS HfO₂ Vth instability studies for gate electrode and interface threatment effects“. 2005. http://repositories.lib.utexas.edu/bitstream/handle/2152/2089/wangx82253.pdf.
Der volle Inhalt der QuelleWang, Xuguang. „A novel high-K SONOS type non-volatile memory and NMOS HfO₂ Vth instability studies for gate electrode and interface threatment effects“. Thesis, 2005. http://hdl.handle.net/2152/2089.
Der volle Inhalt der QuelleBuchteile zum Thema "Vth instability"
Goto, Shotaro, Shuichi Setoguchi, Kazuhisa Matsunaga und Jiro Takata. „Overcoming the Photochemical Problem of Vitamin K in Topical Application“. In Vitamin K - Recent Advances, New Perspectives and Applications for Human Health [Working Title]. IntechOpen, 2021. http://dx.doi.org/10.5772/intechopen.99310.
Der volle Inhalt der QuellePatterson, Caroline, und Derek Bell. „Thromboembolic Disease“. In Oxford Textbook of Respiratory Critical Care, 397–402. Oxford University PressOxford, 2023. http://dx.doi.org/10.1093/med/9780198766438.003.0043.
Der volle Inhalt der QuelleKonferenzberichte zum Thema "Vth instability"
Zhang, J. F., Z. Ji, M. H. Chang, B. Kaczer und G. Groeseneken. „Real Vth instability of pMOSFETs under practical operation conditions“. In 2007 IEEE International Electron Devices Meeting - IEDM '07. IEEE, 2007. http://dx.doi.org/10.1109/iedm.2007.4419073.
Der volle Inhalt der QuelleShen, C., T. Yang, M. f. Li, G. Samudra, Y. c. Yeo, C. Zhu, S. Rustagi, M. Yu und D. l. Kwong. „Fast Vth instability in HfO2 gate dielectric MOSFETs and Its impact on digital circuits“. In 2006 IEEE International Reliability Physics Symposium Proceedings. IEEE, 2006. http://dx.doi.org/10.1109/relphy.2006.251308.
Der volle Inhalt der QuelleChoi, Won Ho, Hoonki Kim und Chris H. Kim. „Circuit techniques for mitigating short-term vth instability issues in successive approximation register (SAR) ADCs“. In 2015 IEEE Custom Integrated Circuits Conference - CICC 2015. IEEE, 2015. http://dx.doi.org/10.1109/cicc.2015.7338417.
Der volle Inhalt der QuelleChen, Junting, Chengcai Wang, Jiali Jiang und Mengyuan Hua. „Investigation of Time-Dependent VTH Instability Under Reverse-bias Stress in Schottky Gate p-GaN HEMT“. In 2020 IEEE 9th International Power Electronics and Motion Control Conference (IPEMC2020-ECCE Asia). IEEE, 2020. http://dx.doi.org/10.1109/ipemc-ecceasia48364.2020.9367779.
Der volle Inhalt der QuelleGurfinkel, M., J. Suehle, J. B. Bernstein, Y. Shapira, A. J. Lelis, D. Habersat und N. Goldsman. „Ultra-Fast Measurements of VTH Instability in SiC MOSFETs due to Positive and Negative Constant Bias Stress“. In 2006 IEEE International Integrated Reliability Workshop Final Report. IEEE, 2006. http://dx.doi.org/10.1109/irws.2006.305209.
Der volle Inhalt der QuelleChoi, Woojin, Hojin Ryu, Namcheol Jeon, Minseong Lee, Neung-Hee Lee, Kwang-Seok Seo und Ho-Young Cha. „Impacts of conduction band offset and border traps on Vth instability of gate recessed normally-off GaN MIS-HEMTs“. In 2014 IEEE 26th International Symposium on Power Semiconductor Devices & IC's (ISPSD). IEEE, 2014. http://dx.doi.org/10.1109/ispsd.2014.6856053.
Der volle Inhalt der QuelleThareja, Gaurav, Jack Lee, Aaron Voon-Yew Thean, Victor Vartanian und Bich-Yen Nguyen. „NBTI Reliability of Strained SOI MOSFETs“. In ISTFA 2006. ASM International, 2006. http://dx.doi.org/10.31399/asm.cp.istfa2006p0423.
Der volle Inhalt der QuelleYamamoto, Marcio, Joji Yamamoto und Sotaro Masanobu. „Study on Riser System in Hang-Off Configuration for Deep-Sea Mining“. In Offshore Technology Conference Asia. OTC, 2022. http://dx.doi.org/10.4043/31672-ms.
Der volle Inhalt der QuelleCha, Soonyoung, Chang-Chih Chen, Taizhi Liu und Linda S. Milor. „Extraction of threshold voltage degradation modeling due to Negative Bias Temperature Instability in circuits with I/O measurements“. In 2014 IEEE 32nd VLSI Test Symposium (VTS). IEEE, 2014. http://dx.doi.org/10.1109/vts.2014.6818769.
Der volle Inhalt der QuelleMcGinnis, Pat, Dave Albert, Zhigang Song, Johns Oarethu, Phong Tran, John Sylvestri, Greg Hornicek und Mike Tenney. „Residual EG Oxide in FinFET Analyses and Its Impact to Yield, Product Performance, and Transistor Reliability“. In ISTFA 2019. ASM International, 2019. http://dx.doi.org/10.31399/asm.cp.istfa2019p0317.
Der volle Inhalt der Quelle