Auswahl der wissenschaftlichen Literatur zum Thema „Circuits intégrés analogiques et mixtes“
Geben Sie eine Quelle nach APA, MLA, Chicago, Harvard und anderen Zitierweisen an
Inhaltsverzeichnis
Machen Sie sich mit den Listen der aktuellen Artikel, Bücher, Dissertationen, Berichten und anderer wissenschaftlichen Quellen zum Thema "Circuits intégrés analogiques et mixtes" bekannt.
Neben jedem Werk im Literaturverzeichnis ist die Option "Zur Bibliographie hinzufügen" verfügbar. Nutzen Sie sie, wird Ihre bibliographische Angabe des gewählten Werkes nach der nötigen Zitierweise (APA, MLA, Harvard, Chicago, Vancouver usw.) automatisch gestaltet.
Sie können auch den vollen Text der wissenschaftlichen Publikation im PDF-Format herunterladen und eine Online-Annotation der Arbeit lesen, wenn die relevanten Parameter in den Metadaten verfügbar sind.
Zeitschriftenartikel zum Thema "Circuits intégrés analogiques et mixtes"
Tap, H., R. P. Tan, O. Bernal, P.-F. Calmon, C. Rouabhi, C. Capello, P. Bourdeu d'Aguerre, F. Gessinn und M. Respaud. „De la conception à la fabrication de circuits intégrés en technologie CMOS“. J3eA 18 (2019): 1019. http://dx.doi.org/10.1051/j3ea/20191019.
Der volle Inhalt der QuelleHébrard, L., F. Antoni, F. Schwartz, F. Stock, D. Constantin, S. Litaudon und B. Gonzalez. „Introduction à la modélisation compacte de transistor MOS pour concepteurs de circuits intégrés : mise en pratique de la théorie“. J3eA 21 (2022): 1014. http://dx.doi.org/10.1051/j3ea/20221014.
Der volle Inhalt der QuelleDepey, Maurice. „Travaux pratiques de conception et d’analyses de circuits intégrés analogiques réalisés sur réseau prédiffusé bipolaire“. Annales Des Télécommunications 46, Nr. 9-10 (September 1991): 501–6. http://dx.doi.org/10.1007/bf02998690.
Der volle Inhalt der QuelleJacquemod, G., Y. Charlon, Z. Wei, Y. Leduc und P. Lorenzini. „Application de la technologie FDSOI pour la conception de nouvelles topologies de circuits analogiques et mixtes“. J3eA 18 (2019): 1021. http://dx.doi.org/10.1051/j3ea/20191021.
Der volle Inhalt der QuelleBesnard, Joël, Pascal Bolcato, Dézai Glao und Hervé GuÉgan. „Simulation des circuits analogiques et mixtes“. Électronique, November 2009. http://dx.doi.org/10.51257/a-v3-e3450.
Der volle Inhalt der QuelleBESNARD, Joël, Pascal BOLCATO und Dézaï GLAO. „Simulation des circuits analogiques et mixtes“. Électronique, Februar 2018. http://dx.doi.org/10.51257/a-v4-e3450.
Der volle Inhalt der QuelleDissertationen zum Thema "Circuits intégrés analogiques et mixtes"
Ihs, Hassan. „Test intégré autonome des circuits analogiques et mixtes“. Montpellier 2, 1997. http://www.theses.fr/1997MON20213.
Der volle Inhalt der QuelleLao, Eric. „Placement et routage de circuits mixtes analogiques-numériques CMOS“. Electronic Thesis or Diss., Sorbonne université, 2018. http://www.theses.fr/2018SORUS575.
Der volle Inhalt der QuelleAs the technological processes of integration on silicon evolve by increasing the fine engraving and the integration density, digital processing has become faster at a lower cost in area and power consumption. This reduction in size is made at the expense of analog blocks' precision. The idea is to take advantage of the performance offered by digital circuits to release the specifications for analog blocks and globally win area occupation and consumption. Yet, analog-digital mixed circuit designers are faced with a situation where they have to choose between a purely analog design flow or a pure digital design flow, each ignoring the other. In this thesis, we introduced a new mixed-signal design flow, which aims at unifying both digital and analog design flows. Our design flow is divided into three steps: a placement step, a global routing step and a detailed routing step. During the placement step, the designer describes the relative placement and a set of constraints and our placement tool will generate all the valid placements respecting these constraints. The global routing step determines approximately the shortest path to connect the connectors according to a netlist. The shortest paths take into account several constraints such as symmetry constraints or avoiding obstacles. Finally, the detailed routing step completes the construction of each wire and resolve overlap issues of the wires. Our design flow has been applied to several analog and mixed-signal circuits, placed and routed within a few seconds. Our main goal is to give control to the designer all along the layout design flow steps
Benzarti, Walid. „Modélisation et caractérisation de la cellule mémoire de type eeprom pour la simulation et la conception de circuits intégrés analogiques et mixtes“. Paris, ENST, 1999. http://www.theses.fr/1999ENST0032.
Der volle Inhalt der QuelleBornat, Yannick. „Réseaux de neurones sur silicium : une approche mixte, analogique / numérique, pour l'étude des phénomènes d'adaptation, d'apprentissage et de plasticité“. Phd thesis, Université Sciences et Technologies - Bordeaux I, 2006. http://tel.archives-ouvertes.fr/tel-00181353.
Der volle Inhalt der QuelleLevi, Timothée. „Méthologie de développement d'une bibliothèque d'IP-AMS en vue de la conception automatisée de systèmes sur puces analogiques et mixtes: application à l'ingénierie neuromorphique“. Phd thesis, Université Sciences et Technologies - Bordeaux I, 2007. http://tel.archives-ouvertes.fr/tel-00288469.
Der volle Inhalt der QuelleSienkiewicz, Magdalena. „Méthodologie de localisation des défauts soft dans les circuits intégrés mixtes et analogiques par stimulation par faisceau laser : analyse de résultats des techniques dynamiques paramétriques“. Thesis, Bordeaux 1, 2010. http://www.theses.fr/2010BOR14028/document.
Der volle Inhalt der QuelleThis thesis deals with Soft failure localization in the analog and mixed mode Integrated Circuits (ICs) by means of Dynamic Laser Stimulation techniques (DLS). The results obtained using these techniques are very complex to analyze in the case of analog and mixed ICs. In this work we develop a methodology which facilitates the analysis of the laser mapping. This methodology consists on combining the experimental results (laser mapping) with the electrical simulations of laser stimulation impact on the device. The influence of photoelectric and thermal phenomena on the IC (transistor level) has been modeled and simulated. The methodology has been validated primarily on test structures before being used on complex Freescale ICs existing in commerce
Saïghi, Sylvain. „Circuits et systèmes de modélisation analogique de réseaux de neurones biologiques : application au développement d'outils pour les neurosciences computationnelles“. Phd thesis, Université Sciences et Technologies - Bordeaux I, 2004. http://tel.archives-ouvertes.fr/tel-00326005.
Der volle Inhalt der QuelleLi, Yao. „Proposition d'extension à SystemC-AMS pour la modélisation, la conception et la vérification de systèmes mixtes analogiques-numériques“. Thesis, Paris 6, 2015. http://www.theses.fr/2015PA066190.
Der volle Inhalt der QuelleMixed-signal applications are among the fastest growing market segments in the electronics and semiconductor industry. This is driven by the growth opportunities in mobile communication, networking, power management, automotive, medical, imaging, and security applications, which all require analog and mixed-signal (AMS) content. One bottleneck exists if the designs include analog components together with digital ones. Digital design has a well-defined, top-down design methodology, but AMS design has traditionally been an ad hoc custom design process, it is more time-consuming interactive process and fully based on designerÕs expertise. The major difficulty is how to model the impact of circuit non-idealities and technology process variations on system- level performances.In this thesis, we present an unified modeling, design and verification platform with a fast sizing and biasing methodology. The proposed methodology propagates the circuit-level non- idealities into system-level simulations in a very natural way. The methodology synchronizes SystemC-AMS TDF MoC and electrical circuit simulator (SPICE), which enables to mix non- conservative system-level model with conservative nonlinear circuit netlist. Besides, we explain how UVM-SystemC-AMS developed in the FP7 Verdi project, provides an unified methodology for the verification of systems having interconnected AMS, HW/SW. In order to explore the effectiveness of the proposed methodology, two case studies are investigated: a 3-stage 6-bit ADC pipeline and a voltage regulator for an implantable telemetric system. The problem of hierarchical design is illustrated in the 3-stage 6-bit ADC pipeline while the problem of system architecture with feedback loop is illustrated in the implantable telemetric system
Lévi, Timothée. „Méthodologie de développement d'une bibliothèque d'IP-AMS en vue de la conception automatisée de systèmes sur puces analogiques et mixtes : application à l'ingénierie neuromorphique“. Bordeaux 1, 2007. http://www.theses.fr/2007BOR13480.
Der volle Inhalt der QuelleWei, Zhaopeng. „Auto-polarisation de la grille arrière pour auto-calibration de cellules analogiques et mixtes en technologie UTBB-FDSOI“. Thesis, Université Côte d'Azur (ComUE), 2019. http://www.theses.fr/2019AZUR4033.
Der volle Inhalt der QuelleIn the competition of the miniaturization of integrated electronic circuits, UTBB-FDSOI technologies are better adapted to nanometric sizes, because they can limit the problems due to the random doping variations used in conventional “bulk” transistors and bring a significant improvement in terms of performance and low power design. This thesis is a contribution to the development of novel building blocks for PLL using complementary logic in 28nm UTBB-FDSOI technology. Using this technology, we proposed a complementary inverter based on a pair of back-gate cross-coupled inverters offering a fully symmetrical operation of complementary signals. This design concept can be extended to any digital cells to generate more stable, symmetrical and resilient output signals. First, we designed a fast and efficient ring oscillator composed by four complementary inverters delivering quadrature clocks which oscillation frequency is 7.3GHz. Then using complementary logic and back-gate control structure, we proposed an efficient solution to produce novel structures of VRCO, PFD, Charge pump, divisor etc., which are the key building blocks of high-speed low noise PLLs. All these designs have been simulated and verified using Cadence. Moreover, a test chip of RO, current mirror and VCRO have already been realized in silicon and tested
Bücher zum Thema "Circuits intégrés analogiques et mixtes"
Germany) Fachtagung Analog (16th 2018 Neubiberg. ANALOG 2018 ; 16th GMM/ITG-Symposium: 13-14 Sept. 2018. Berlin]: [VDE Verlag], 2018.
Den vollen Inhalt der Quelle findenDesign of analog CMOS integrated circuits. Boston, MA: McGraw-Hill, 2001.
Den vollen Inhalt der Quelle findenRazavi, Behzad. Design of Analog CMOS Integrated Circuits. McGraw-Hill Science/Engineering/Math, 2000.
Den vollen Inhalt der Quelle findenRazavi, Behzad. Design of Analog CMOS Integrated Circuits. McGraw-Hill Science/Engineering/Math, 2000.
Den vollen Inhalt der Quelle finden